

#### SCES607B - SEPTEMBER 2004 - REVISED MAY 2013

# Single D-Type Flip-Flop with 3-State Output

Check for Samples: SN74LVC1G374-Q1

## **FEATURES**

- Qualified for Automotive Applications
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>cc</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode
  Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## DESCRIPTION

This single D-type flip-flop is designed for 1.65-V to 5.5-V  $V_{\text{CC}}$  operation.

The SN74LVC1G374 features a 3-state output designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q output is set to the logic level set up at the data (D) input.


A buffered output-enable  $(\overline{OE})$  input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

 $\overline{\text{OE}}$  does not affect the internal operations of the flipflop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74LVC1G374-Q1



#### SCES607B-SEPTEMBER 2004-REVISED MAY 2013

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	Table 1. FUN	STION TABLE	
	INPUTS		OUTPUT Q
OE	CLK	D	OUTPUT
L	↑	L	L
L	↑	Н	Н
L	H or L	Х	Q
Н	Х	Х	Z

### Table 1. FUNCTION TABLE

## LOGIC DIAGRAM (POSITIVE LOGIC)



### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
V	Voltage range applied to any output	in the high-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output	in the high or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current, (V <sub>I</sub> < 0)			-50	mA
I <sub>OK</sub>	Output clamp current, (V <sub>O</sub> < 0)			-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through VCC or	GND		±100	mA
^		DBV package		165	°C
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCK package		259	°C
T <sub>stg</sub>	Storage temperature range		65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
VCC	Supply voltage	Data retention only	1.5		v

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES607B-SEPTEMBER 2004-REVISED MAY 2013

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup> (continued)

			MIN	MAX	UNIT
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	$0.65 - V_{CC}$		
V	Llich lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	2		v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$0.7 - V_{CC}$		
		$V_{CC}$ = 1.65 V to 1.95 V		$0.35 - V_{CC}$	
V		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 V$ to 3.6 V		0.8	v
		V <sub>CC</sub> = 4.5 V to 5.5 V		$0.3 - V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
	I Pade Laure Laurd and an investor			-16	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 V$		-24	mA
		$V_{CC} = 4.5 V$		-32	
		$V_{CC} = 5 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		-40	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
	Law law law david average			16	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 V$		24	mA
		$V_{CC} = 4.5 V$		32	
		$V_{CC} = 5 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		40	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T <sub>A</sub>	Operating free-air temperature	· · ·	-40	125	°C

SCES607B-SEPTEMBER 2004-REVISED MAY 2013

### Texas Instruments

www.ti.com

## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	N	T <sub>A</sub> = −4	0°C to 85°	C	T <sub>A</sub> = −40°C	to 125°C	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN T	YP <sup>(1)</sup> MAX	UNI
	I <sub>OH</sub> = −100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> – 0.1		
	I <sub>OH</sub> = −4 mA	1.65 V	1.2			1.2		
	I <sub>OH</sub> = −8 mA	2.3 V	1.9			1.9		
V <sub>OH</sub>	I <sub>OH</sub> = −16 mA		2.4			2.4		V
	I <sub>OH</sub> = −24 mA	3 V	2.3			2.3		
	I <sub>OH</sub> = −32 mA	4.5 V	3.8			3.8		
	I <sub>OH</sub> = −40 mA	5 V	4.4					
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1		0.1	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45		0.45	
	I <sub>OL</sub> = 8 mA	2.3 V			0.3		0.3	
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA				0.4		0.5	V
	I <sub>OL</sub> = 24 mA	3 V			0.55		0.65	
	I <sub>OL</sub> = 32 mA	4.5 V			0.55		0.65	
	I <sub>OL</sub> = 40 mA	5 V			0.513			
I <sub>I</sub>	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±1		±2	μA
I <sub>OZ</sub>	$V_0 = 0$ to 5.5 V	1.65 V to 5.5 V			±5		±12	μA
I <sub>off</sub>	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0			±10		±25	μA
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V			10		10	μA
ΔI <sub>CC</sub>	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500		500	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V		3			3	pF
Co	$V_0 = V_{CC}$ or GND	3.3 V		6			6	pF

(1) All typical values are at V\_{CC} = 3.3 V, T\_A = 25 ^{\circ}C.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 1.8 ± 0.15		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3.3 ± 0.3 \		V <sub>CC</sub> = 5 ± 0.5		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		100		125		150		175	MHz
tw	Pulse duration, CLK high or low	3.3		3		2.8		2.5		ns
t <sub>su</sub>	Setup time, data before CLK↑	3.5		2.5		2		1.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	3.4		1.6		1.5		1.5		ns

Copyright © 2004–2013, Texas Instruments Incorporated



SCES607B - SEPTEMBER 2004 - REVISED MAY 2013

www.ti.com

### SWITCHING CHARACTERISTICS

over free-air temperature range of  $-40^{\circ}$ C to 85°C, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = 5 ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		125		150		175		MHz
t <sub>pd</sub>	CLK	Q	2.7	18.3	1.8	8.2	1.6	6	1	4	ns
t <sub>en</sub>	OE	Q	2	13	1.5	6.3	0.9	5	0.7	3.5	ns
t <sub>dis</sub>	OE	Q	2	14	1.1	5.3	1.4	4.5	0.8	3.1	ns

### SWITCHING CHARACTERISTICS

over free-air temperature range of  $-40^{\circ}$ C to 125°C, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1. ± 0.15		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = 5 ± 0.5		UNIT
	(INPUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		125		150		175		MHz
t <sub>pd</sub>	CLK	Q	2.7	18.3	1.8	10.2	1.6	7	1	5	ns
t <sub>en</sub>	OE	Q	2	14	1.5	8.3	0.9	6.5	0.7	5.5	ns
t <sub>dis</sub>	OE	Q	2	16	1.1	7.3	1.4	6	0.8	5.1	ns


## OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

PARA	METER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
Power dissipation	Outputs enabled		24	24	25	27	pF
Cpd capacitance	Outputs disabled	f = 10 MHz	8	8	9	11	




### SCES607B-SEPTEMBER 2004-REVISED MAY 2013

## PARAMETER MEASUREMENT INFORMATION





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


		INF	PUTS			-	5	
	V <sub>cc</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	V <sub>Δ</sub>
1	1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	1 kΩ	0.15 V
	2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
	3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
	5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V



PULSE DURATION







VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}.$
- F.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}.$
- G.  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  are the same as  $t_{\mathsf{pd}}$

H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms

6

SCES607B-SEPTEMBER 2004-REVISED MAY 2013

### **REVISION HISTORY**

Changes from Revision A (April 2008) to Revision B
--

TEXAS
INSTRUMENTS

www.ti.com

Page



6-Feb-2020

#### . . .

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLVC1G374QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA4O	Samples
CLVC1G374QDCKRQ1	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D4O	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G374-Q1 :

• Catalog: SN74LVC1G374

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC1G374QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
CLVC1G374QDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC1G374QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
CLVC1G374QDCKRQ1	SC70	DCK	6	3000	203.0	203.0	35.0


# **DBV0006A**



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DCK (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated