

Data Sheet **[ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)/ADV3225**

FEATURES

16 × 8 high speed, nonblocking switch array Pinout and functionally equivalent to th[e AD8110/](http://www.analog.com/ad8110?doc=ADV3224_3225.pdf)[AD8111](http://www.analog.com/ad8111?doc=ADV3224_3225.pdf) Drop-in compatible with th[e ADV3228](http://www.analog.com/ADV3228?doc=ADV3224_3225.pdf)[/ADV3229 8](http://www.analog.com/ADV3229?doc=ADV3224_3225.pdf) × 8 array Complete solution Buffered inputs Programmable high impedance outputs 8 output amplifiers, G = +1 [\(ADV3224\)](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf), G = +2 [\(ADV3225\)](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) Drives 150 Ω loads Operates on ±5 V supplies Low power: 0.5 W Excellent ac performance −3 dB bandwidth 200 mV p-p: 1200 MHz [\(ADV3224\)](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf), 900 MHz [\(ADV3225\)](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) 2 V p-p: 750 MHz [\(ADV3224\)](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf), 850 MHz [\(ADV3225\)](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) 0.5 dB flatness (2 V p-p) 250 MHz [\(ADV3224\)](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf), 235 MHz [\(ADV3225\)](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) Slew rate: 2500 V/μs Serial or parallel programming of switch array 72-lead LFCSP (10 mm × 10 mm)

APPLICATIONS

Routing of high speed signals including Video (NTSC, PAL, S, SECAM, YUV, RGB) Compressed video (MPEG, wavelet) 3-level digital video (HDB3) Data communications Telecommunications

GENERAL DESCRIPTION

The $ADV3224/ADV3225$ $ADV3224/ADV3225$ are high speed 16×8 analog crosspoint switch matrices. They offer a −3 dB signal bandwidth of greater than 750 MHz and a high slew rate of greater than 2500 V/μs.

Th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) include eight independent output buffers that can be placed into a high impedance state for paralleling crosspoint outputs to prevent off channels from loading the output bus. The [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) has a gain of +1 and the [ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) has a gain of +2, and they both operate on voltage

supplies of ±5 V. Channel switching is performed via a serial digital control that can accommodate the daisy chaining of several devices or via a parallel control to allow updating of an individual output without reprogramming the entire array.

Th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) are available in the 72-lead LFCSP package over the extended industrial temperature range of −40°C to +85°C.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADV3224_3225.pdf&product=ADV3224%20ADV3225&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. **Trademarks and registered trademarks are the property of their respective owners.**

FUNCTIONAL BLOCK DIAGRAM

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2010–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

750 MHz, 16×8 Analog Crosspoint Switch

TABLE OF CONTENTS

REVISION HISTORY

11/10-Revision 0: Initial Version

SPECIFICATIONS

V_S = ±5 V, T_A = 25°C, R_L = 150 Ω, unless otherwise noted.

Table 1.

TIMING CHARACTERISTICS (SERIAL)

Table 2.

Timing Diagram—Serial Mode

Figure 2. Timing Diagram, Serial Mode

LOGIC LEVELS

Table 3. Logic Levels

TIMING CHARACTERISTICS (PARALLEL)

Table 4.

Timing Diagram—Parallel Mode

Figure 3. Timing Diagram, Parallel Mode

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

POWER DISSIPATION

The [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) operate with ±5 V supplies and can drive loads down to 100 Ω, resulting in a wide range of possible power dissipations. For this reason, extra care must be taken when derating the operating conditions based on ambient temperature.

Packaged in the 72-lead LFCSP, th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225 j](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)unctionto-ambient thermal impedance (θ_{JA}) is 29°C/W. For long-term reliability, the maximum allowed junction temperature of the die should not exceed 125°C; even temporarily exceeding this limit can cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Exceeding a junction temperature of 150°C for an extended period can result in device failure. I[n Figure 4,](#page-6-4) the curve shows the range of allowed internal die power dissipation that meets these conditions over the −40°C to +85°C ambient temperature range. When usin[g Figure 4,](#page-6-4) do not include the external load power in the maximum power calculation, but do include the load current dropped on the die output transistors.

Figure 4. Maximum Die Power Dissipation vs. Ambient Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

09317-006

TRUTH TABLE AND LOGIC DIAGRAM

Table 8. Operation Truth Table¹

¹ X is don't care.

² Data_i: serial data.

³ DATAOUT remains active in parallel mode and always reflects the state of the MSB of the serial shift register.

Figure 6. Logic Diagram

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_s = \pm 5$ V, T_A = 25°C, R_L = 150 Ω , unless otherwise noted. T_{MIN} to T_{MAX} = -40°C to +85°C.

Figure 7[. ADV3224 S](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)mall Signal Frequency Response

Figure 8[. ADV3224 L](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)arge Signal Frequency Response

Figure 9[. ADV3224 S](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)mall Signal Frequency Response with Capacitive Loads

Figure 11[. ADV3225 L](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)arge Signal Frequency Response

Figure 12[. ADV3225 S](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)mall Signal Frequency Response with Capacitive Loads

Figure 13[. ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) Large Signal Frequency Response with Capacitive Loads

Figure 15[. ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) Large Signal Pulse Response

Figure 16[. ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) Large Signal Frequency Response with Capacitive Loads

Figure 21[. ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) Settling Time

Figure 22[. ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) Rising Edge Slew Rate

Figure 24[. ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) Settling Time

Rev. B | Page 13 of 24

Data Sheet **ADV3224/ADV3225**

Figure 33[. ADV3224 I](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)nput Impedance

Data Sheet **ADV3224/ADV3225**

Figure 36[. ADV3225 I](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)nput Impedance

100k

1M

Figure 45[. ADV3224 D](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)ifferential Gain Error

Data Sheet **ADV3224/ADV3225**

Figure 54[. ADV3225O](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)utput Third-Order Intercept, 100 Ω Load

55 REF: 50Ω 50 SECOND-ORDER INTERCEPT (dBm) **SECOND-ORDER INTERCEPT (dBm) 45 40 35 30 25 20 15 RL = 100Ω TONE SPACING: 1MHz** 10^{L}_{10} 09317-057 **10 100 1000 INPUT FREQUENCY (MHz)**

Figure 55[. ADV3225O](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)utput Second-Order Intercept, 100 Ω Load

Figure 57[. ADV3225H](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)armonic Distortion, 100 Ω Load

Data Sheet **ADV3224/ADV3225**

CIRCUIT DIAGRAMS

Figure 58. Analog Input

Figure 59. Analog Output Enabled

Figure 62. Analog Output Disabled

THEORY OF OPERATION

The [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) $(G = +1)$ and [ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) $(G = +2)$ are crosspoint arrays with eight outputs, each of which can be connected to any one of 16 inputs. Organized by output row, 16 switchable input transconductance stages are connected to each output buffer to form 16-to-1 multiplexers. There are eight of these multiplexers, each with its inputs wired in parallel, for a total array of 128 transconductance stages forming a multicast-capable crosspoint switch. Each input is buffered and is not loaded by the outputs, simplifying the construction of larger arrays using the [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) o[r ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) as a building block.

Decoding logic for each output selects one (or none) of the transconductance stages to drive the output stage. The enabled transconductance stage drives the output stage, and feedback forms a closed-loop amplifier. A mask programmable feedback network sets the closed-loop signal gain. For the [ADV3224,](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) this gain is $+1$, and for th[e ADV3225,](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) this gain is $+2$.

The output stage of th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) or [ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) is designed for low differential gain and phase error when driving composite video signals. It also provides slew current for a fast pulse response when driving component video signals. Unlike many multiplexer designs, these requirements are balanced such that large signal bandwidth is very similar to small signal bandwidth. The design load is 150 $Ω$, but provisions are made to drive loads as low as 100 Ω when on-chip power dissipation limits are not exceeded.

The outputs of th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) can be disabled to minimize on-chip power dissipation. When disabled, there is no feedback network loading the output. This high disabled output impedance allows multiple ICs to be bussed together without additional buffering. Take care to reduce output capacitance, which results in more overshoot and frequency domain peaking.

A series of internal amplifiers drives internal nodes such that a wideband high impedance is presented at the disabled output, even while the output bus is under large signal swings. To keep these internal amplifiers in their linear range of operation when the outputs are disabled and driven externally, do not allow the voltage applied to them to exceed the valid output swing range for the [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225.](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) If the disabled outputs are left floating, they may exhibit high enable glitches. If necessary, the disabled output can be kept from drifting out of range by applying an output load resistor to ground.

The connection of the [ADV3224/](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) is controlled by a flexible TTL-compatible logic interface. Either parallel or serial loading into a first rank of latches preprograms each output. A global update signal moves the programming data into the second rank of latches, simultaneously updating all outputs. In serial mode, a serial output pin allows devices to be daisy-chained together for single pin programming of multiple ICs. A poweron reset pin is available to avoid bus conflicts by disabling all outputs. This power-on reset clears the second rank of latches but does not clear the first rank of latches. In serial mode, preprogramming individual inputs is not possible and the entire shift register must be flushed.

To easily interface to ground referenced video signals, the [ADV3224/](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) operate on split ±5 V supplies. The logic inputs and output run on a single 5 V supply, and the logic inputs switch at approximately 1.6 V for compatibility with a variety of logic families. The serial output buffer is a rail-torail output stage with 5 mA of drive capability.

APPLICATIONS INFORMATION

The [ADV3224/](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) have two options for changing the programming of the crosspoint matrix. In the first option, a serial word of 40 bits can be provided, which updates the entire matrix each time the 40-bit word is shifted into the device. The second option allows for changing the programming of a single output via a parallel interface. The serial option requires fewer signals but more time (clock cycles) for changing the programming, whereas the parallel programming technique requires more signals but can change a single output at a time and requires fewer clock cycles to complete the programming.

SERIAL PROGRAMMING

The serial programming mode uses the $\overline{\text{CE}}$, CLK, DATAIN, UPDATE, and SER/PAR pins. The first step is to assert a low on $\overline{\text{SER}}$ /PAR to enable the serial programming mode. $\overline{\text{CE}}$ must be low to allow data to be clocked into the device. The $\overline{\text{CE}}$ signal can be used to address an individual device when devices are connected in parallel.

The UPDATE signal should be high during the time that data is shifted into the serial port of the device. Although the data still shifts in when \overline{UPDATE} is low, the transparent, asynchronous latches allow the shifting data to reach the matrix, which causes the matrix to try to update to every intermediate state as defined by the shifting data.

The data at DATAIN is clocked in at every falling edge of CLK, and a total of 40 bits must be shifted in to complete the programming. For each of the eight outputs, there are four bits (D0 to D3) that determine the source of its input. The MSB is shifted in first. A fifth bit (D4) precedes the four input select bits and determines the enabled state of the output. If D4 is low (output disabled), the four associated bits (D0 to D3) do not matter because no input switches to that output.

The most significant output address data is shifted in first, and the remaining addresses follow in sequence until the least significant output address data is shifted in. At this point, UPDATE can be taken low, which programs the device according to the data that was just shifted in. The update registers are asynchronous, and when \overline{UPDATE} is low (and \overline{CE} is low), they are transparent.

If more than on[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) device is to be serially programmed in a system, the DATAOUT signal from one device can be connected to the DATAIN of the next device to form a serial chain. Connect all of the CLK, CE, UPDATE, and SER/PAR pins in parallel and operate them as described previously in this section. The serial data is input to the DATAIN pin of the first device of the chain, and it ripples through to the last. Therefore, the data for the last device in the chain should come at the beginning of the programming sequence. The length of the programming sequence (40 bits) is multiplied by the number of devices in the chain.

PARALLEL PROGRAMMING

When using the parallel programming mode, it is not necessary to reprogram the entire device when making changes to the matrix. Parallel programming allows the modification of a single output at a time. Because this takes only one CLK/UPDATE cycle, significant time savings can be realized by using parallel programming.

An important consideration in using parallel programming is that the RESET signal does not reset all registers in th[e ADV3224/](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) [ADV3225.](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) When taken low, the RESET signal sets each output to the disabled state. This is helpful during power-up to ensure that two parallel outputs are not active at the same time.

After initial power-up, the internal registers in the device generally contain random data, even though the RESET signal was asserted. If parallel programming is used to program one output, that output is properly programmed, but the rest of the device has a random program state depending on the internal register content at power-up. Therefore, when using parallel programming, it is essential that all outputs be programmed to a desired state after power-up to ensure that the programming matrix is always in a known state. From this point, parallel programming can be used to modify either a single output or multiple outputs at one time.

Similarly, if both CE and UPDATE are taken low after initial power-up, the random power-up data in the shift register is programmed into the matrix. Therefore, to prevent programming the crosspoint into an unknown state, do not apply low logic levels to both CE and UPDATE after power is initially applied. To eliminate the possibility of programming the matrix to an unknown state, after initial power-up, program the full shift register one time to a desired state using either serial or parallel programming.

To change the programming of an output via parallel programming, take the SER/PAR and UPDATE pins high, and take the \overline{CE} pin low. The CLK signal should be in the high state. Place the 3-bit address of the output to be programmed on A0 to A2.

The first four data bits (D0 to D3) contain the information that identifies the input that is programmed to the addressed output. The fifth data bit (D4) determines the enabled state of the output. If D4 is low (output disabled), the data on D0 to D3 does not matter.

After the address and data signals are established, they can be latched into the shift register by pulling the CLK signal low; however, the matrix is not programmed until the UPDATE signal is taken low. In this way, it is possible to latch in new data for several or all of the outputs first via successive negative transitions of CLK while UPDATE is held high and then have all the new data take effect when UPDATE goes low. Use this technique when programming the device for the first time after power-up when using parallel programming. In parallel mode, the CLK pin is level sensitive, whereas in serial mode, it is edge triggered.

Data Sheet **ADV3224/ADV3225**

POWER-ON RESET

When powering up th[e ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225,](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) it is usually desirable to have the outputs come up in the disabled state. When taken low, the RESET pin causes all outputs to be in the disabled state. However, the RESET signal does not reset all registers in the [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225.](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) This is important when operating in the parallel programming mode. Refer to th[e Parallel Programming](#page-21-2) section for information about programming internal registers after power-up. Serial programming programs the entire matrix each time; therefore, no special considerations apply.

Because the data in the shift register is random after power-up, it should not be used to program the matrix, or the matrix can enter unknown states. To prevent the matrix from entering unknown states, do not apply logic low signals to both CE and UPDATE initially after power-up. Instead, first load the shift register with the data and then take UPDATE low to program the device.

The $\overline{\text{RESET}}$ pin has a 20 k Ω pull-up resistor to DVCC that can be used to create a simple power-up reset circuit. A capacitor from RESET to ground holds the RESET pin low for a period during which the rest of the device stabilizes. The low condition causes all of the outputs to be disabled. The capacitor then charges through the pull-up resistor to the high state, thereby, allowing full programming capability of the device.

GAIN SELECTION

The 16×8 crosspoints come in two versions, depending on the gain of the analog circuit path. The [ADV3224 d](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)evice is unity gain and can be used for analog logic switching and other applications where unity gain is desired. Th[e ADV3224 o](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)utputs have very high impedance when their outputs are disabled.

The [ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) can be used for devices that drive a terminated cable with its outputs. This device has a built-in gain of +2 that eliminates the need for a gain of +2 buffer to drive a video line. Its high output disabled impedance minimizes signal degradation when paralleling additional outputs of other crosspoint devices.

CREATING LARGER CROSSPOINT ARRAYS

The [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) are high density building blocks for creating crosspoint arrays of dimensions larger than 16×8 . Various features, such as output disable, chip enable, and gain of +1 and gain of +2 options, are useful for creating larger arrays.

The first consideration in constructing a larger crosspoint is to determine the minimum number of devices that is required. The 16 × 8 architecture of the [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf)[/ADV3225](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf) contains 128 points, which is a factor of 32 greater than a 4×1 crosspoint (or

multiplexer). The benefits realized in PCB area used, power consumption, and design effort are readily apparent when compared to using multiples of these smaller 4×1 devices.

To obtain the minimum number of required points for a nonblocking crosspoint, multiply the number of inputs by the number of outputs. Nonblocking requires that the programming of a given input to one or more outputs not restrict the availability of that input to be a source for any other outputs. Some nonblocking crosspoint architectures require more than this minimum. In addition, there are blocking architectures that can be constructed with fewer devices than this minimum. These systems have connectivity available on a statistical basis that is determined when designing the overall system.

The basic concept in constructing larger crosspoint arrays is to connect inputs in parallel in a horizontal direction and to wire-OR the outputs together in the vertical direction. The wire-OR connection can be viewed as a tristate multiplex of the two outputs in that only one output is enabled and the other is in a high-Z state. The meaning of horizontal and vertical can best be understood by referring t[o Figure 65,](#page-22-3) which illustrates this concept for a 32×16 crosspoint array that uses four [ADV3224](http://www.analog.com/ADV3224?doc=ADV3224_3225.pdf) o[r ADV3225 d](http://www.analog.com/ADV3225?doc=ADV3224_3225.pdf)evices.

Figure 65. A 32 × 16 Nonblocking Crosspoint Switch Array

Each input is uniquely assigned to each of the 32 inputs of the two devices and terminated appropriately. The outputs are wired-OR'ed together in pairs. Enable the output from only one wire-OR'ed pair at any given time. The device programming software must be properly written to prevent multiple connected outputs from being enabled at the same time.

Also available are 32×16 arrays in a single package: AD8104, [AD8105,](http://www.analog.com/AD8105?doc=ADV3224_3225.pdf) [ADV3202,](http://www.analog.com/ADV3202?doc=ADV3224_3225.pdf) and [ADV3203.](http://www.analog.com/ADV3203?doc=ADV3224_3225.pdf) More expansion options are possible using th[e ADV3226 a](http://www.analog.com/ADV3226?doc=ADV3224_3225.pdf)n[d ADV3227 w](http://www.analog.com/ADV3227?doc=ADV3224_3225.pdf)ideband 16 × 16 arrays. For a complete 32×32 array in a single device, use the [AD8117 a](http://www.analog.com/AD8117?doc=ADV3224_3225.pdf)n[d AD8118](http://www.analog.com/AD8118?doc=ADV3224_3225.pdf) for wide bandwidth or th[e ADV3200 a](http://www.analog.com/ADV3200?doc=ADV3224_3225.pdf)nd [ADV3201](http://www.analog.com/ADV3201?doc=ADV3224_3225.pdf) for less bandwidth.

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

www.analog.com

Rev. B | Page 24 of 24