

EProClock® Generator for Intel Calpella Chipset

Features

- **Intel CK505 Clock Revision 1.0 Compliant**
- **Hybrid Video Support Simultaneous DOT96, 27MHz_SS and 27MHz_NSS video clocks**
- **PCI-Express Gen 2 Compliant**
- **Low power push-pull type differential output buffers**
- **Integrated voltage regulator**
- **Integrated resistors on differential clocks**
- **Scalable low voltage VDD_IO (3.3V to 1.05V)**
- **Wireless friendly 3-bits slew rate control on single-ended clocks.**
- **Differential CPU clocks with selectable frequency**
- **100MHz Differential SRC clocks**
- **100MHz Differential SATA clocks**
- **96MHz Differential DOT clock**
- **27MHz Video clock**
- **48MHz USB clock**
- **Buffered Reference Clock 14.318MHz**
- **PC EProClock® Programmable Technology**
- **I2C support with readback capabilities**
- **Triangular Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction**
- **3.3V Power supply**
- **32-pin QFN package**

32-QFN Pin Definitions

PC EProClock® Programmable Technology

PC EProClock[®] is the world's first non-volatile programmable PC clock. The PC EProClock[®] technology allows board designer to promptly achieve optimum compliance and clock signal integrity; historically, attainable typically through device and/or board redesigns.

PC EProClock[®] technology can be configured through SMBus or hard coded.

Features:

- > 4000 bits of configurations
- Can be configured through SMBus or hard coded
- Custom frequency sets
- Differential skew control on true or compliment or both
- Differential duty cycle control on true or compliment or both
- Differential amplitude control
- Differential and single-ended slew rate control
- Program Internal or External series resistor on single-ended clocks
- Program different spread profiles
- Program different spread modulation rate
- For more information: Please refer to Application Note #25

Frequency Select Pin (FS)

Frequency Select Pin FS

Apply the appropriate logic levels to FS inputs before CKPWRGD assertion to achieve host clock frequency selection. When the clock chip sampled HIGH on CKPWRGD and indicates that VTT voltage is stable then FS input values are sampled. This process employs a one-shot functionality and once the CKPWRGD sampled a valid HIGH, all other FS, and CKPWRGD transitions are ignored except in test mode.

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *[Table 1](#page-2-0)*.

The block write and block read protocol is outlined in *[Table 2](#page-2-1)* while *[Table 3](#page-3-0)* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 1. Command Code Definition

Table 2. Block Read and Block Write Protocol

Table 2. Block Read and Block Write Protocol (continued)

Table 3. Byte Read and Byte Write Protocol

Control Registers

Byte 0: Control Register 0

Byte 1: Control Register 1

Byte 2: Control Register 2

Byte 3: Control Register 3

Byte 3: Control Register 3

Byte 4: Control Register 4

Byte 5: Control Register 5

Byte 6: Control Register 6

Byte 6: Control Register 6

Byte 7: Vendor ID

Byte 8: Control Register 8

Byte 9: Control Register 9

Byte 10: Control Register 10

Byte 11: Control Register 11

Byte 12: Byte Count

Byte 13: Control Register 13

Byte 14: Control Register 14

Table 4. Pin 6 and 7 Configuration Table

Table 5. Output Driver Status during CPU_STP#

Table 6. Output Driver Status

Table 7. Crystal Recommendations

.

The SL28773 requires a Parallel Resonance Crystal. Substituting a series resonance crystal causes the SL28773 to operate at the wrong frequency and violates the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

Crystal Loading

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, use the total capacitance the crystal sees to calculate the appropriate capacitive loading (CL).

[Figure 1](#page-9-0) shows a typical crystal configuration using the two trim capacitors. It is important that the trim capacitors are in series with the crystal. It is not true that load capacitors are in parallel with the crystal and are approximately equal to the load capacitance of the crystal.

Figure 1. Crystal Capacitive Clarification

Calculating Load Capacitors

In addition to the standard external trim capacitors, consider the trace capacitance and pin capacitance to calculate the crystal loading correctly. Again, the capacitance on each side is in series with the crystal. The total capacitance on both side is twice the specified crystal load capacitance (CL). Trim capacitors are calculated to provide equal capacitive loading on both sides.

Figure 2. Crystal Loading Example

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

Load Capacitance (each side)

 $Ce = 2 * CL - (Cs + Ci)$

Total Capacitance (as seen by the crystal)

(lead frame, bond wires, etc.)

PD# (Power down) Clarification

The CKPWRGD/PD# pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD. Once CKPWRGD has been sampled HIGH by the clock chip, the pin assumes PD# functionality. The PD# pin is an asynchronous active LOW input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD# is also an asynchronous input for powering up the system. When PD# is asserted LOW, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

PD# (Power down) Assertion

When PD# is sampled LOW by two consecutive rising edges of CPU clocks, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held LOW. When PD# mode is desired as the initial power on state, PD# must be asserted LOW in less than $10 \mu s$ after asserting CKPWRGD.

PD# Deassertion

The power up latency is less than 1.8 ms. This is the time from the deassertion of the PD# pin or the ramping of the power supply until the time that stable clocks are generated from the clock chip. All differential outputs stopped in a three-state condition, resulting from are driven high in less than 300 μ s of PD# deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of each clock. *[Figure 4](#page-11-0)* is an example showing the relationship of clocks coming up.

Figure 4. Power Down Deassertion Timing Waveform

CPU_STP# Assertion

The CPU STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU_STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable are stopped within two to six CPU clock periods after sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW.

CPU_STP# Deassertion

The deassertion of the CPU_STP# signal causes all stopped CPU outputs to resume normal operation in a synchronous manner. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.

Figure 6. CPU_STP# Assertion Waveform

Absolute Maximum Conditions

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications

AC Electrical Specifications

AC Electrical Specifications (continued)

Test and Measurement Set-up

For USB_48 and REF clocks

.

The following diagram shows the test load configurations for the single-ended USB_48 and REF output signals.

Figure 8. Single-ended USB_48 Clock Double Load Configuration

Figure 9. Single-ended REF Triple Load Configuration

Figure 10. Single-ended Output Signals (for AC Parameters Measurement)

For Differential Clock Signals

This diagram shows the test load configuration for the differential clock signals

Figure 12. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)

Figure 13. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)

Ordering Information

Package Diagrams

32-Lead QFN 5x 5mm (Saw Version)

Document History Page

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com