



**256K X 36, 512K X 18
3.3V Synchronous SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs, Single Cycle Deselect**

**IDT71V67602
IDT71V67802**

Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high system speed:
 - 166MHz 3.5ns clock access time
 - 150MHz 3.8ns clock access time
 - 133MHz 4.2ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 2.5V I/O supply (VDDQ)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array.

Description

The IDT71V67602/7802 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V676/78 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67602/7802 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71V67602/7802 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS ₀ , CS ₁	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW ₁ , BW ₂ , BW ₃ , BW ₄ ⁽¹⁾	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₃₁ , I/O ₀ -I/O ₄	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

NOTE:

1. BW₃ and BW₄ are not applicable for the IDT71V67802.

5311tbl 01

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A ₀ -A ₁₈	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW ₁ -BW ₄ . If BWE is LOW at the rising edge of CLK then BW _x inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW ₁ -BW ₄	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. BW ₁ controls I/O ₀₋₇ , I/O _{P1} , BW ₂ controls I/O ₈₋₁₅ , I/O _{P2} , etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS ₀ and CS ₁ to enable the IDT71V67602/7802. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS ₀ is used with CE and CS ₁ to enable the chip.
CS ₁	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS ₁ is used with CE and CS ₀ to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O ₀ -I/O ₃₁ I/O _{P1} -I/O _{P4}	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state.
V _{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V _{DQ}	Power Supply	N/A	N/A	2.5V I/O Supply.
V _{SS}	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67602/7802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

5311 bl 02

NOTE:

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



5311 drw 01

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial	-0 to +70	°C
	Industrial	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

5311 tbl 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. TA is the "instant on" case temperature.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%

NOTE:

1. TA is the "instant on" case temperature.

5311 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage - Inputs	1.7	—	VDD+0.3	V
VIH	Input High Voltage - I/O	1.7	—	VDDQ+0.3	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	—	0.7	V

5311 tbl 06

NOTE:

1. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

100-pin TQFP Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5311 tbl 07

165 fBGA Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5311 tbl 07b

119 BGA Capacitance (TA = +25°C, f = 1.0MHz)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5311 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration – 256K x 36, 100-Pin TQFP




Top View

NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 512K x 18, 100-Pin TQFP



Top View

NOTES:

1. Pin 14 can either be directly connected to Vdd, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS ₀ ⁽⁴⁾	A3	ADSC	A9	A17	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/O18	VSS	NC	VSS	I/O2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW ₃	ADV	BW ₂	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW ₄	NC	BW ₁	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/O4	VSS	A0	VSS	I/O1	I/O0
R	NC	A5	LBO	VDD	VDD / NC ⁽¹⁾	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ ⁽²⁾
U	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	VDDQ

5311 drw 04

Top View

Pin Configuration – 512K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS ₀ ⁽⁴⁾	A3	ADSC	A9	A18	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O1	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW ₂	ADV	VSS	NC	I/O5
H	I/O11	NC	VSS	GW	VSS	I/O4	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW ₁	I/O2	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/O2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VDD / NC ⁽¹⁾	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ ⁽²⁾
U	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	VDDQ

5311 drw 05

Top View

NOTES:

1. R5 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. T7 can be left unconnected and the device will always remain in active mode.
3. Pin U6 will be internally pulled to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation, \overline{TRST} should be tied low and TCK, TDI, and TMS should be pulled through a resistor to 3.3V. TDO should be left unconnected.
4. On future 18M device CS₀ will be removed, B2 will be used for address expansion.

Pin Configuration – 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽³⁾	A7	\overline{CE}	\overline{BW}_3	\overline{BW}_2	\overline{CS}_1	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A8	NC
B	NC	A6	CS0	\overline{BW}_4	\overline{BW}_1	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A9	NC ⁽³⁾
C	I/O3	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/O2
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O15	I/O14
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O9	I/O8
H	VDD ⁽¹⁾	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ ⁽²⁾
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	I/O2
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	I/O0
N	I/O4	NC	VDDQ	VSS	NC	NC ⁽³⁾	NC	VSS	VDDQ	NC	I/O1
P	NC	NC ⁽³⁾	A5	A2	DNU ⁽⁴⁾	A1	DNU ⁽⁴⁾	A10	A13	A14	A17
R	\overline{LBO}	NC ⁽³⁾	A4	A3	DNU ⁽⁴⁾	A0	DNU ⁽⁴⁾	A11	A12	A15	A16

5311 tbl 17a

Pin Configuration – 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽³⁾	A7	\overline{CE}	\overline{BW}_2	NC	\overline{CS}_1	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A8	A10
B	NC	A6	CS0	NC	\overline{BW}_1	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A9	NC ⁽³⁾
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/O1
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O7
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O5
G	NC	I/O ₁₁	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O4
H	VDD ⁽¹⁾	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ ⁽²⁾
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	NC
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O0	NC
N	I/O2	NC	VDDQ	VSS	NC	NC ⁽³⁾	NC	VSS	VDDQ	NC	NC
P	NC	NC ⁽³⁾	A5	A2	DNU ⁽⁴⁾	A1	DNU ⁽⁴⁾	A11	A14	A15	A18
R	\overline{LBO}	NC ⁽³⁾	A4	A3	DNU ⁽⁴⁾	A0	DNU ⁽⁴⁾	A12	A13	A16	A17

5311 tbl 17b

NOTES:

1. H1 can either be directly connected to Vdd, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. H11 can be left unconnected and the device will always remain in active mode.
3. Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I_{IL}	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
I_{LZD}	ZZ and \overline{LBO} Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
I_{OL}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}$, Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +6mA, V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -6mA, V_{DD} = \text{Min.}$	2.0	—	V

NOTE:

5311 tbl 08

- The \overline{LBO} pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

Symbol	Parameter	Test Conditions	166MHz	150MHz		133MHz		Unit
			Com'l Only	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH}$ or $\leq V_{IL}, f = f_{MAX}^{(2)}$	340	305	325	260	280	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = 0^{(2,3)}$	50	50	70	50	70	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = f_{MAX}^{(2,3)}$	160	155	175	150	170	mA
I_{ZZ}	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	50	50	70	50	70	mA

NOTES:

- All values are maximum guaranteed values.
- At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDQ} - 0.2V$, $V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V$, $V_{LD} = 0.2V$.

5311 tbl 09

AC Test Conditions ($V_{DDQ} = 2.5V$)

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$V_{DDQ}/2$
Output Timing Reference Levels	$V_{DDQ}/2$
AC Test Load	See Figure 1

5311tbl 10

AC Test Load





Figure 1. AC Test Load



5311 drw 07

Synchronous Truth Table^(1,3)

Operation	Address Used	\overline{CE}	CS_0	\overline{CS}_1	ADSP	\overline{ADSC}	ADV	\overline{GW}	BWE	\overline{BW}_x	\overline{OE} (2)	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	Hi-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	Hi-Z	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	Hi-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	X	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	X	X	-	DIN

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

5311 tbl 11

Synchronous Write Function Truth Table^(1, 2)

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

5311 tbl 12

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V67802.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	\overline{OE}	\overline{ZZ}	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5311 tbl 13

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}=\overline{VDD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5311 tbl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}=\overline{Vss}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5311 tbl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics(V_{DD} = 3.3V ±5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	166MHz		150MHz		133MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	6	—	6.7	—	7.5	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	2.4	—	2.6	—	3	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	2.4	—	2.6	—	3	—	ns
Output Parameters								
t _{CD}	Clock High to Valid Data	—	3.5	—	3.8	—	4.2	ns
t _{DHC}	Clock High to Data Change	1.5	—	1.5	—	1.5	—	ns
t _{AZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	1.5	3.5	1.5	3.8	1.5	4.2	ns
t _{OE}	Output Enable Access Time	—	3.5	—	3.8	—	4.2	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Output High-Z	—	3.5	—	3.8	—	4.2	ns
Set Up Times								
t _{SA}	Address Setup Time	1.5	—	1.5	—	1.5	—	ns
t _{SS}	Address Status Setup Time	1.5	—	1.5	—	1.5	—	ns
t _{SD}	Data In Setup Time	1.5	—	1.5	—	1.5	—	ns
t _{SW}	Write Setup Time	1.5	—	1.5	—	1.5	—	ns
t _{SADV}	Address Advance Setup Time	1.5	—	1.5	—	1.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.5	—	1.5	—	1.5	—	ns
Hold Times								
t _{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HADV}	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters								
t _{ZZPW}	ZZ Pulse Width	100	—	100	—	100	—	ns
t _{ZZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	24	—	27	—	30	—	ns

5311 tbl 16

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.


Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

1. O₁ (Ax) represents the first output from the external address Ax. O₁ (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LB0}$ input.
2. ZZ input is LOW and $\overline{LB0}$ is Don't Care for this cycle.
3. CS₀ timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS₀ is HIGH.


Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. Z_Z input is LOW and LEO is Don't Care for this cycle.
3. $O_1(A_x)$ represents the first output from the external address A_x ; $I_1(A_y)$ represents the first input from the external address A_y ; $O_1(A_z)$ represents the next output data in the burst sequence of the base address A_z , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBG} input.


Timing Waveform of Write Cycle No. 1 — $\overline{\text{GW}}$ Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{BWE} is HIGH and \overline{LBO} is Don't Care for this cycle.
 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input. In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
 3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Write Cycle No. 2 — Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ay) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected Mode
2. \overline{LBO} is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS₀ timing transitions are identical but inverted to the C^E and \overline{CS}_1 signals. For example, when C^E and CS₁ are LOW on this waveform, CS₀ is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

5311 drw 14

Non-Burst Write Cycle Timing Waveform





NOTES:



1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
4. For write cycles, \overline{ADSP} and \overline{ADSC} have different limitations.

5311 drw 15



100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline




119 Ball Grid Array (BGA) Package Diagram Outline



165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



Ordering Information



* Industrial temperature not available on 166MHz devices

5311 drw 13

Datasheet Document History

12/31/99		Created datasheet from 71V676 and 71V678 datasheets. I/O voltage and speed grade offerings have been split into separate part numbers. See the following datasheets for: <table><tr><td>3.3V I/O, 133–166MHz</td><td>71V67603</td></tr><tr><td>2.5V I/O, 133–166MHz</td><td>71V67602</td></tr><tr><td>3.3V I/O, 183–200MHz</td><td>71V67613</td></tr><tr><td>2.5V I/O, 183–200MHz</td><td>71V67612</td></tr></table>	3.3V I/O, 133–166MHz	71V67603	2.5V I/O, 133–166MHz	71V67602	3.3V I/O, 183–200MHz	71V67613	2.5V I/O, 183–200MHz	71V67612
3.3V I/O, 133–166MHz	71V67603									
2.5V I/O, 133–166MHz	71V67602									
3.3V I/O, 183–200MHz	71V67613									
2.5V I/O, 183–200MHz	71V67612									
04/26/00	Pg. 4	Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables.								
	Pg. 7	Replace Pin U6 with TRST pin in BGA pin configuration; Add pin description note in pinout								
	Pg. 18	Inserted 100 pin TQFP Package Diagram Outline								
05/24/00	Pg. 1,4,8,21	Add new package offering, 13 x 15 fBGA 22								
	Pg. 5,6,7,8	Correct note 2 on BGA and TQFP pin configuration								
	Pg. 20	Correction in the 119 BGA Package Diagram Outline								
07/12/00	Pg. 5,6,8	Remove note from TQFP and BQ165 pinouts								
	Pg. 7	Remove/Add reference note from BG119 pinout								
	Pg. 20	Update BG119 Package Diagram Outline								
08/27/02	Pg. 4,9,12	Added Industrial information to the datasheet. 22								
10/28/02	Pg. 1-23	Changed datasheet from Advanced Information to Final Release.								
11/19/02	Pg. 1,9,12,22	Added 166MHz to datasheet.								
04/15/03	Pg. 4	Updated 165fBGA table from TBD to 7.								
12/20/03	Pg. 7	Updated 119BGA pin configurations- reordered I/O signals on P6, P7 (128K x 36) and P7, N6, L6, K7, H6, G7, F6,E7, D6 (256K x 18).								
02/27/09	Pg. 22	Removed "IDT" from the orderable part number.								



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

sramhelp@idt.com
800-544-7726

The IDT logo is a registered trademark of Integrated Device Technology, Inc.