

# KSZ8851-16/32MQL

# Single-Port Ethernet MAC Controller with 8/16-Bit or 32-Bit Non-PCI Interface

# Features

- Integrated MAC and PHY Ethernet Controller Fully Compliant with IEEE 802.3/802.3u Standards
- Designed for High Performance and High Throughput Applications
- Supports 10BASE-T/100BASE-TX
- Supports IEEE 802.3x Full-Duplex Flow Control and Half-Duplex Backpressure Collision Flow Control
- Supports DMA-Slave Burst Data Read and Write Transfers
- Supports IP Header (IPv4)/TCP/UDP/ICMP Checksum Generation and Checking
- Supports IPv6 TCP/UDP/ICMP Checksum Generation and Checking
- Automatic 32-bit CRC Generation and Checking
- Simple SRAM-Like Host Interface Easily Connects to Most Common Embedded MCUs
- Supports Multiple Data Frames for Transmit and Receive without Address Bus and Byte-Enable Signals
- Supports Both Big- and Little-Endian Processors
- Larger Internal Memory with 12K Bytes for RX FIFO and 6K Bytes for TX FIFO. Programmable Low, High, and Overrun Watermark for Flow Control in RX FIFO
- Efficient Architecture Design with Configurable Host Interrupt Schemes to Minimize Host CPU Overhead and Utilization
- Powerful and Flexible Address Filtering Scheme
- Optional to Use External Serial EEPROM Configuration for Both KSZ8851-16MQL and KSZ8851-32MQL
- Single 25 MHz Reference Clock for Both PHY and MAC

# Power Modes, Power Supplies, and Packaging

- Single 3.3V Power Supply with Options for 1.8V, 2.5V, and 3.3V VDD I/O
- Built-In Integrated 3.3V or 2.5V to 1.8V Low Noise Regulator (LDO) for Core and Analog Blocks
- Enhanced Power Management Feature with Energy Detect Mode Ensure Low-Power Dissipation During Device Idle Periods
- Comprehensive LED Indicator Support for Link, Activity and 10/100 Speed (2 LEDs)
  - User Programmable
- Low-Power CMOS Design
- Commercial Temperature Range: 0°C to +70°C
- Industrial Temperature Range: –40°C to +85°C

- Flexible Package Options Available in 128-pin PQFP: KSZ8851-16/32MQL or 48-pin LQFP KSZ8851-16MLL
- Pin Compatible with Existing 128-pin KSZ8841-16/ 32MQL and KSZ8842-16/32MQL

# **Additional Features**

In addition to offering all of the features of a Layer 2 controller, the KSZ8851-16/23MQL offers:

- Flexible 8-bit, 16-bit, and 32-bit Generic Host Processor Interfaces with Same Access Time and Single Bus Timing to Any I/O Registers and RX/TX FIFO Buffers
- Supports Adding Two-Bytes Before Frame Header in Order for IP Frame Content with Double Word Boundary
- LinkMD<sup>®</sup> Cable Diagnostic Capabilities to Determine Cable Length, Diagnose Faulty Cables, and Determine Distance to Fault
- Wake-on-LAN Functionality
   Incorporates Magic Packet<sup>™</sup>, Network Link State, and Wake-Up Frame Technology
- HP Auto MDI-X<sup>™</sup> Crossover with Disable/Enable Option
- Ability to Transmit and Receive Frames up to 2000 Bytes

# **Network Features**

- 10BASE-T and 100BASE-TX Physical Layer Support
- Auto-Negotiation: 10/100 Mbps Full- and Half-Duplex
- · Adaptive Equalizer
- Baseline Wander Correction

# Applications

- Video/Audio Distribution Systems
- High-End Cable, Satellite, and IP Set-Top Boxes
- · Video over IP and IPTV
- Voice over IP (VoIP) and Analog Telephone Adapters (ATA)
- · Industrial Control in Latency-Critical Applications
- Home Base Station with Ethernet Connection
- Industrial Control Sensor Devices (Temp., Pressure, Levels, and Valves)
- Security, Motion Control, and Surveillance Cameras

#### Markets

- Fast Ethernet
- Embedded Ethernet
- Industrial Ethernet
- · Embedded Systems

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **Table of Contents**

1.0 Introduction	7
3.0 Functional Description	20
4.0 Register Descriptions	39
5.0 Operational Characteristics	80
7.0 Timing Specifications	83
8.0 Selection of Isolation Transformers	88
9.0 Package Outline	
Appendix A: Data Sheet Revision History	90
The Microchip Web Site	91
Customer Change Notification Service	91
Customer Support	91
Product Identification System	92

# 1.0 INTRODUCTION

# 1.1 General Terms and Conventions

The following is list of the general terms used throughout this document:

BIU - Bus Interface Unit	The host interface function that performs code conversion, buffering, and the like required for communications to and from a network.
BPDU - Bridge Protocol Data Unit	A packet containing ports, addresses, etc. to make sure data being passed through a bridged network arrives at its proper destination.
CMOS - Complementary Metal Oxide Semiconductor	A common semiconductor manufacturing technique in which positive and negative types of transistors are com- bined to form a current gate that in turn forms an effective means of controlling electrical current through a chip.
CRC - Cyclic Redundancy Check	A common technique for detecting data transmission errors. CRC for Ethernet is 32 bits long.
Cut-Through Switch	A switch typically processes received packets by reading in the full packet (storing), then processing the packet to determine where it needs to go, then forwarding it. A cut- through switch simply reads in the first bit of an incoming packet and forwards the packet. Cut-through switches do not store the packet.
DA - Destination Address	The address to send packets.
DMA - Direct Memory Access	A design in which memory on a chip is controlled inde- pendently of the CPU.
EEPROM - Electronically Erasable Programmable Read-Only Memory	A design in which memory on a chip can be erased by exposing it to an electrical charge.
EISA - Extended Industry Standard Architecture	A bus architecture designed for PCs using 80x86 processors, or an Intel 80386, 80486 or Pentium microprocessor. EISA buses are 32 bits wide and support multiprocessing.
EMI - Electro-Magnetic Interference	A naturally occurring phenomena when the electromag- netic field of one device disrupts, impedes or degrades the electromagnetic field of another device by coming into proximity with it. In computer technology, computer devices are susceptible to EMI because electromagnetic fields are a byproduct of passing electricity through a wire. Data lines that have not been properly shielded are susceptible to data corruption by EMI.
FCS - Frame Check Sequence	See CRC.
FID - Frame or Filter ID	Specifies the frame identifier. Alternately is the filter identi- fier.
IGMP - Internet Group Management Protocol	The protocol defined by RFC 1112 for IP multicast trans- missions.
IPG - Inter-Packet Gap	A time delay between successive data packets mandated by the network standard for protocol reasons. In Ethernet, the medium has to be "silent" (i.e., no data transfer) for a short period of time before a node can consider the net- work idle and start to transmit. IPG is used to correct timing differences between a transmitter and receiver. During the IPG, no data is transferred, and information in the gap can be discarded or additions inserted without impact on data integrity.
ISI - Inter-Symbol Interface	The disruption of transmitted code caused by adjacent pulses affecting or interfering with each other.

ISA - Industry Standard Architecture	A bus architecture used in the IBM PC/XT and PC/AT.
Jumbo Packet	A packet larger than the standard Ethernet packet (1500 bytes). Large packet sizes allow for more efficient use of bandwidth, lower overhead, less processing, etc.
MDI - Medium Dependent Interface	An Ethernet port connection that allows network hubs or switches to connect to other hubs or switches without a null-modem, or crossover, cable. MDI provides the stan- dard interface to a particular media (copper or fiber) and is therefore 'media dependent.'
MDI-X - Medium Dependent Interface Crossover	An Ethernet port connection that allows networked end sta- tions (i.e., PCs or workstations) to connect to each other using a null-modem, or crossover, cable. For 10/100 full- duplex networks, an end point (such as a computer) and a switch are wired so that each transmitter connects to the far end receiver. When connecting two computers together, a cable that crosses the TX and RX is required to do this. With auto MDI-X, the PHY senses the correct TX and RX roles, eliminating any cable confusion.
MIB - Management Information Base	The MIB comprises the management portion of network devices. This can include things like monitoring traffic lev- els and faults (statistical), and can also change operating parameters in network nodes (static forwarding addresses).
MII - Media Independent Interface	The MII accesses PHY registers as defined in the IEEE 802.3 specification.
NIC - Network Interface Card	An expansion board inserted into a computer to allow it to be connected to a network. Most NICs are designed for a particular type of network, protocol, and media, although some can serve multiple networks.
NPVID - Non-Port VLAN ID	The port VLAN ID value is used as a VLAN reference.
PLL - Phase-Locked Loop	An electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the fre- quency of an input, or reference, signal. A PLL ensures that a communication signal is locked on a specific fre- quency and can also be used to generate, modulate, and demodulate a signal and divide a frequency.
PME - Power Management Event	An occurrence that affects the directing of power to differ- ent components of a system.
QMU - Queue Management Unit	Manages packet traffic between MAC/PHY interface and the system host. The QMU has built-in packet memories for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue).
SA - Source Address	The address from which information has been sent.
TDR - Time Domain Reflectometry	TDR is used to pinpoint flaws and problems in under- ground and aerial wire, cabling, and fiber optics. They send a signal down the conductor and measure the time it takes for the signal—or part of the signal—to return.
UTP - Unshielded Twisted Pair	Commonly a cable containing 4 twisted pairs of wires. The wires are twisted in such a manner as to cancel electrical interference generated in each wire, therefore shielding is not required.
VLAN - Virtual Local Area Network	A configuration of computers that acts as if all computers are connected by the same physical network but which may be located virtually anywhere.

# 1.2 General Description


The KSZ8851M-series is a single-port controller chip with a non-PCI CPU interface and is available in 8/16-bit and 32bit bus designs. This data sheet describes the 128-pin PQFP KSZ8851-16/32MQL for applications requiring high-performance from single-port Ethernet Controller with 8/16-bit or 32-bit generic processor interface. The KSZ8851M offers the most cost-effective solution for adding high-throughput Ethernet connectivity to traditional embedded systems.

The KSZ8851M is a single-chip, mixed analog/digital device offering Wake-on-LAN technology for effectively addressing Fast Ethernet applications. It consists of a Fast Ethernet MAC controller, an 8-bit, 16-bit, and 32-bit generic host processor interface and incorporates a unique dynamic memory pointer with 4-byte buffer boundary and a fully usable 18KB for both TX (allocated 6KB) and RX (allocated 12KB) directions in host buffer interface.

The KSZ8851M is designed to be fully compliant with the appropriate IEEE 802.3 standards. An industrial temperaturegrade version of the KSZ8851M, the KSZ8851MQLI, is also available.

Physical signal transmission and reception are enhanced through the use of analog circuitry, making the design more efficient and allowing for lower-power consumption. The KSZ8851M is designed using a low-power CMOS process that features a single 3.3V power supply with options for 1.8V, 2.5V, or 3.3V VDD I/O. The device includes an extensive feature set that offers management information base (MIB) counters and CPU control/data interfaces with single bus timing.


The KSZ8851M includes unique cable diagnostics feature called LinkMD<sup>®</sup>. This feature determines the length of the cabling plant and also ascertains if there is an open or short condition in the cable. Accompanying software enables the cable length and cable conditions to be conveniently displayed. In addition, the KSZ8851M supports Hewlett Packard (HP) Auto-MDIX, thereby eliminating the need to differentiate between straight or crossover cables in applications.



# FIGURE 1-1: SYSTEM BLOCK DIAGRAM

# 2.0 PIN DESCRIPTION AND CONFIGURATION





# KSZ8851-16/32MQL

#### TABLE 2-1: SIGNALS FOR 16-BIT 128-PIN PQFP

Pin Number	Pin Name	Type Note 2-3		Description			
1	TEST_EN	lpd	Test Enable For normal operation, open or pull-down this pin to ground.		round.		
2	SCAN_EN	lpd	Scan Test Scan MUX Ena For normal operation, op	able en or pull-down this pin to g	round.		
				ote 2-1) defined as follows: s LOW; LED is OFF when c	utput is HIGH.		
				Chip Global Control Re	gister: CGCR bit [15,9]		
3	P1LED2	Opu	—	[0,0] Default	[0,1]		
			P1LED3 (Note 2-2)	—	_		
			P1LED2	Link/Act	100Link/Act		
			P1LED1	Full-Duplex/Col	10Link/Act		
4	P1LED1	Inu/O	P1LED0	Speed	Full-Duplex		
4	PILEDI	lpu/O		Reg. CGCF	R bit [15,9]		
			—	[1,0]	[1,1]		
	5 P1LED0		P1LED3 (Note 2-2)	Act	_		
			P1LED2	Link	_		
			P1LED1	Full-Duplex/Col	_		
5		P1LED0	P1LED0 Ipu/O	P1LED0 Ipu/O	P1LED0	Speed	_
			Col = Or Duplex) \$	n; Activity = Blink; Link/Act n/Blink; Full-Duplex = On Speed = On (100BASE-T); is Pin 27.	(Full-Duplex); Off (Half-		
6	NC	_	No connect.				
7	NC	_	No connect.				
8	NC	_	No connect.				
9	DGND	GND	Digital ground.				
10	VDDIO	Р	3.3V, 2.5V, or 1.8V digital pling capacitors.	V <sub>DDIO</sub> input power supply	for IO with well decou-		
11	NC	_	No connect.				
12	NC		No connect.				
13	NC		No connect.				
14	PME	lpu/O	in PMECR register) wher	nt: It is asserted (low or high o one of the wake-on-LAN e 1M is requesting the syster	vents is detected by		

Pin Number	Pin Name	Type Note 2-3	Description
15	NC	_	No connect.
16	INTRN	Opu	Interrupt Active Low signal to host CPU to indicate an interrupt status bit is set.
17	LDEVN	Opu	Local Device Not Active Low output signal, asserted when AEN is Low and A7-A1 decode to the KSZ8851M right address register. LDEVN is a combinational decode of the Address and AEN signal.
18	RDN	lpu	Read Strobe Not Asynchronous read strobe, active low.
19	EECS	Opd	EEPROM Chip Select This signal is used to select an external EEPROM device.
20	ARDY	Opu	Asynchronous Ready ARDY may be used when interfacing asynchronous buses to extend bus access cycles. It is asynchronous to the host CPU or bus clock. This pin need an external 4.7 k $\Omega$ pull-up resistor.
21	NC	_	No connect.
22	NC	_	No connect.
23	DGND	GND	Digital IO ground
24	VDDCO	Р	1.8V regulator output. This 1.8V output pin provides power to pins 38, 43, 57 (VDDA), 63 (VDDAP), and 91 (VDDC) for core $V_{DD}$ supply. If VDD_IO is set for 1.8V then this pin should be left floating, pins 38, 43, 57 (VDDA), 63 (VDDAP), and 91 (VDDC) will be sourced by the external 1.8V supply that is tied to pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
25	NC	_	No connect.
26	EEEN	lpd	EEPROM Enable EEPROM is enabled and connected when this pin is pull-up. EEPROM is disabled when this pin is pull-down or no connect.
27	P1LED3	Opd	Port 1 LED indicator See the description for pins 3, 4, and 5.
28	EEDO	Opd	EEPROM Data Out This pin is connected to DI input of the serial EEPROM.
29	EESK	lpd/O	EEPROM Serial Clock: A 4 µs (OBCR[1:0]=11 on-chip bus speed @ 25 MHz) or 800 ns (OBCR[1:0]=00 on-chip bus speed @ 125 MHz) serial output clock cycle to load configuration data from the serial EEPROM. Config Mode: The pull-up/pull-down value is latched as big or little endian mode during power-up/reset. See "Strap-In Options" section for details

# KSZ8851-16/32MQL

Pin Number	Pin Name	Type Note 2-3	Description
30	EEDI	lpd	EEPROM Data In This pin is connected to DO output of the serial EEPROM when EEEN is pull- up. This pin has to pull-down for 8-bit bus mode or pull-up for 16-bit mode when the EEEN pin is pull-down (without EEPROM). Config Mode: The pull-up/pull-down value is latched as 16- or 8-bit mode during power-up/reset. See "Strap-In Options" section for details.
31	NC	—	No connect
32	AEN	lpu	Address Enable Address and chip select qualifier for the address decoding and chip enable, active low.
33	WRN	lpu	Write Strobe Not Asynchronous write strobe, active low.
34	DGND	GND	Digital IO ground
35	NC	_	No connect.
36	PWRDN	lpu	Full-chip power-down. Active Low (Low = Power down; High or floating = Nor- mal operation). All I/O pins will tri-state during chip power down.
37	AGND	GND	Analog ground
38	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
39	AGND	GND	Analog ground
40	NC	_	No connect
41	NC	_	No connect
42	AGND	GND	Analog ground
43	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
44	NC	—	No connect
45	RXP1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (+ differential)
46	RXM1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (– differential)
47	AGND	GND	Analog ground
48	TXP1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (+ differential)
49	TXM1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (– differential)
50	VDDATX	Р	3.3V analog $V_{DD}$ input power supply with well decoupling capacitors.
51	VDDARX	Р	3.3V analog $V_{DD}$ input power supply with well decoupling capacitors.
52	NC	_	No connect

Pin Number	Pin Name	Type Note 2-3	Description
53	NC	-	No connect
54	AGND	GND	Analog ground
55	NC	_	No connect
56	NC	-	No connect
57	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
58	AGND	GND	Analog ground
59	NC	-	No connect (internal test only)
60	NC	-	No connect (internal test only)
61	ISET	0	Set physical transmits output current. Pull-down this pin with a 3.01 k $\Omega$ 1% resistor to ground.
62	AGND	GND	Analog ground
63	VDDAP	Р	1.8V analog power supply for PLL from VDDCO (pin 24) with appropriate fil- tering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
64	AGND	GND	Analog ground
65	X1	I	25 MHz crystal or oscillator clock connection.
66	X2	0	Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect. Note: Clock requirement is ±50 ppm for either crystal or oscillator.
67	RSTN	lpu	Reset Not Hardware reset pin (active low). This reset input is required minimum of 10ms low after stable supply voltage 3.3V.
68	NC	-	No connect
69	NC	-	No connect
70	NC	-	No connect
71	NC	-	No connect
72	NC	-	No connect
73	NC	-	No connect
74	NC	-	No connect
75	NC	-	No connect
76	A7	lpd	Address bus bit 7
77	A6	lpd	Address bus bit 6
78	DGND	GND	Digital IO ground


Pin Number	Pin Name	Type Note 2-3	Description
79	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.
80	A5	lpd	Address bus bit 5
81	A4	lpd	Address bus bit 4
82	A3	lpd	Address bus bit 3
83	A2	lpd	Address bus bit 2
84	A1	lpd	Address bus bit 1
85	NC	_	No connect
86	NC	_	No connect
87	BE1N	lpd	Byte Enable 1 Not, Active low for Data byte 1 enable (don't care in 8-bit bus mode).
88	BE0N	lpd	Byte Enable 0 Not, Active low for Data byte 0 enable.
89	NC	_	No connect
90	DGND	GND	Digital core ground
91	VDDC	Р	1.8V digital core power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.
92	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.
93	NC	_	No connect
94	NC	_	No connect
95	NC	_	No connect
96	NC	_	No connect
97	NC	_	No connect
98	NC	_	No connect
99	NC	_	No connect
100	NC	_	No connect
101	NC	_	No connect
102	NC	-	No connect
103	NC	-	No connect
104	NC	_	No connect
105	NC	—	No connect
106	NC	-	No connect

TABLE 2-1:	SIGNALS FOR 16-BIT 128-PIN PQFP (CONTINUED)
------------	---

Pin Number	Pin Name	Type Note 2-3	Description
107	DGND	GND	Digital I/O ground
108	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.
109	NC	—	No connect
110	D15	I/O (pd)	Data bus bit 15
111	D14	I/O (pd)	Data bus bit 14
112	D13	I/O (pd)	Data bus bit 13
113	D12	I/O (pd)	Data bus bit 12
114	D11	I/O (pd)	Data bus bit 11
115	D10	I/O (pd)	Data bus bit 10
116	D9	I/O (pd)	Data bus bit 9
117	D8	I/O (pd)	Data bus bit 8
118	D7	I/O (pd)	Data bus bit 7
119	D6	I/O (pd)	Data bus bit 6
120	D5	I/O (pd)	Data bus bit 5
121	D4	I/O (pd)	Data bus bit 4
122	D3	I/O (pd)	Data bus bit 3
123	DGND	GND	Digital IO ground
124	DGND	GND	Digital core ground
125	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.
126	D2	I/O (pd)	Data bus bit 2
127	D1	I/O (pd)	Data bus bit 1

Pin Number	Pin Name	Type Note 2-3	Description
128	D0	I/O (pd)	Data bus bit 0
Note 2-3	Ipd/O = Input Ipu = Input v Ipd = Input v Opu = Outpu Opd = Outpu	ctional ut with int ut with int with interr with interr ut with int ut with int	ernal pull-up (58 k $\Omega$ ±30%) during power-up/reset; output pin otherwise. ernal pull-down (58 k $\Omega$ ±30%) during power-up/reset; output pin otherwise. nal pull-up. (58 k $\Omega$ ±30%) nal pull-down. (58 k $\Omega$ ±30%) ternal pull-up. (58 k $\Omega$ ±30%) ternal pull-down. (58 k $\Omega$ ±30%) ut with internal pull-down. (58 k $\Omega$ ±30%)





ADLE 2-2: SIGNALS FOR 32-DIT 120-PIN POPP						
Pin Number	Pin Name	Type Note 2-3	Description			
1	TEST_EN	I	Test Enable For normal operation, pull-down this pin-to-ground.			
2	SCAN_EN	I	Scan Test Scan MUX Enable For normal operation, pull-down this pin-to-ground.			
				ote 2-1) defined as follows:		
				s LOW; LED is OFF when o	output is HIGH.	
0		0		Chip Global Control Regis	ster: CGCR bit [15,9]	
3	P1LED2	Opu	—	[0,0] Default	[0,1]	
			P1LED3 (Note 2-2)	—	—	
			P1LED2	Link/Act	100Link/Act	
			P1LED1	Full-Duplex/Col	10Link/Act	
4		In v/O	P1LED0	Speed	Full-Duplex	
4	P1LED1	lpu/O		Reg. CGCR bit [15,9]		
			—	[1,0]	[1,1]	
			P1LED3 (Note 2-2)	Act	_	
			P1LED2	Link	_	
			P1LED1	Full-Duplex/Col	_	
5	P1LED0	lpu/O	P1LED0	Speed	_	
			Note 2-1Link = On; Activity = Blink; Link/Act = On/Blink; I Col = On/Blink; Full-Duplex = On (Full-Duplex) Duplex) Speed = On (100BASE-T); Off (10BASE- Note 2-2Note 2-2P1LED3 is Pin 27.			
6	NC	_	No connect			
7	NC		No connect			
8	NC	_	No connect			
9	DGND	GND	Digital ground			
10	VDDIO	Р	3.3V, 2.5V, or 1.8V digital $V_{\text{DDIO}}$ input power supply for IO with well decoupling capacitors.			
11	NC	_	No connect			
12	NC	_	No connect			
13	NC		No connect			
14	PME	lpu/O	Power Management Event: It is asserted (low or high depends on polarity set in PMECR register) when one of the wake-on-LAN events is detected by KSZ8851M. The KSZ8851M is requesting the system to wake up from low power mode.			
15	NC		No connect			
16	INTRN	Opu	Interrupt Active Low signal to host CPU to indicate an interrupt status bit is set.			
17	LDEVN	Opu	Local Device Not Active Low output signal, asserted when AEN is Low and A7-A1 decode to the KSZ8851M right address register. LDEVN is a combinational decode of the Address and AEN signal.			
18	RDN	lpu	Read Strobe Not Asynchronous read strobe, active low.			

EEPROM Chip Select

This signal is used to select an external EEPROM device.

TABLE 2-2:SIGNALS FOR 32-BIT 128-PIN PQFP

19

EECS

Opd

Pin Number	Pin Name	Type Note 2-3	Description	
20	ARDY	Ори	Asynchronous Ready ARDY may be used when interfacing asynchronous buses to extend bus access cycles. It is asynchronous to the host CPU or bus clock. This pin need an external 4.7 k $\Omega$ pull-up resistor.	
21	NC	—	No connect	
22	NC	_	No connect	
23	DGND	GND	Digital IO ground	
24	VDDCO	Р	1.8V regulator output. This 1.8V output pin provides power to pins 38, 43, 57 (VDDA), 63 (VDDAP), and 91 (VDDC) for core $V_{DD}$ supply. If VDD_IO is set for 1.8V then this pin should be left floating, pins 38, 43, 57 (VDDA), 63 (VDDAP), and 91 (VDDC) will be sourced by the external 1.8V supply that is tied to pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
25	NC	—	No connect	
26	EEEN	lpd	EEPROM Enable EEPROM is enabled and connected when this pin is pull-up. EEPROM is disabled when this pin is pull-down or no connect.	
27	P1LED3	Opd	Port 1 LED indicator See the description in pins 3, 4, and 5.	
28	EEDO	Opd	EEPROM Data Out This pin is connected to DI input of the serial EEPROM.	
29	EESK	lpd/O	EEPROM Serial Clock: A 4 μs (OBCR[1:0]=11 on-chip bus speed @ 25 MHz) or 800 ns (OBCR[1:0]=00 on-chip bus speed @ 125 MHz) serial output clock cycle to load configuration data from the serial EEPROM. Config Mode: The pull-up/pull-down value is latched as big or little endian mode during power-up/reset. See "Strap-In Options" section for details	
30	EEDI	lpd	EEPROM Data In This pin is connected to DO output of the serial EEPROM when EEEN is pull- up. This pin is "don't care" (no connect) for 32-bit bus mode when EEEN is pull- down (without EEPROM).	
31	NC	_	No connect	
32	AEN	lpu	Address Enable Address and chip select qualifier for the address decoding and chip enable, active low.	
33	WRN	Ipu	Write Strobe Not Asynchronous write strobe, active low.	
34	DGND	GND	Digital IO ground	
35	NC		No connect	
36	PWRDN	lpu	Full-chip power-down. Active Low (Low = Power down; High or floating = Nor- mal operation). All I/O pins will tri-state during chip power down.	
37	AGND	GND	Analog ground	
38	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
39	AGND	GND	Analog ground	
40	NC		No connect	
41	NC	_	No connect	
42	AGND	GND	Analog ground	

Pin Number	Pin Name	Type Note 2-3	Description	
43	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
44	NC	—	No connect	
45	RXP1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (+ differential)	
46	RXM1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (- differential)	
47	AGND	GND	Analog ground	
48	TXP1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (+ differential)	
49	TXM1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (- differential)	
50	VDDATX	Р	3.3V analog $V_{DD}$ input power supply with well decoupling capacitors.	
51	VDDARX	Р	3.3V analog V <sub>DD</sub> input power supply with well decoupling capacitors.	
52	NC	_	No connect	
53	NC	_	No connect	
54	AGND	GND	Analog ground	
55	NC	_	No connect	
56	NC	_	No connect	
57	VDDA	Р	1.8V analog power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
58	AGND	GND	Analog ground	
59	NC	—	No connect	
60	NC	—	No connect	
61	ISET	0	Set physical transmits output current. Pull-down this pin with a 3.01 k $\Omega$ 1% resistor to ground.	
62	AGND	GND	Analog ground	
63	VDDAP	Р	1.8V analog power supply for PLL from VDDCO (pin 24) with appropriate filter- ing. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
64	AGND	GND	Analog ground	
65	X1	I	25 MHz crystal or oscillator clock connection.	
66	X2	0	Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect. Note: Clock requirement is ±50 ppm for either crystal or oscillator.	
67	RSTN	lpu	Reset Not Hardware reset pin (active low). This reset input is required minimum of 10 ms low after stable supply voltage 3.3V.	
68	NC	_	No connect	
69	NC	_	No connect	
70	NC	_	No connect	
71	NC	—	No connect	
72	NC	_	No connect	
73	NC	_	No connect	
74	NC	_	No connect	
75	NC	_	No connect	
76	A7	lpd	Address bus bit 7	
77	A6	Ipd	Address bus bit 6	

TABLE 2-2: SIGNALS FOR 32-BIT 128-PIN PQFP (CONTINUED)

<b>TABLE 2-2:</b>	SIGNALS FOR 32-BIT 128-PIN PQFP (	CONTINUED)	)
-------------------	-----------------------------------	------------	---

Pin Number	Pin Name	Type Note 2-3	Description	
78	DGND	GND	Digital IO ground	
79	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.	
80	A5	lpd	Address bus bit 5	
81	A4	lpd	Address bus bit 4	
82	A3	lpd	Address bus bit 3	
83	A2	lpd	Address bus bit 2	
84	A1	lpd	Address bus bit 1	
85	BE3N	lpd	Byte Enable 3 Not, Active low for Data byte 3 enable.	
86	BE2N	lpd	Byte Enable 2 Not, Active low for Data byte 2 enable.	
87	BE1N	lpd	Byte Enable 1 Not, Active low for Data byte 1 enable.	
88	BE0N	lpd	Byte Enable 0 Not, Active low for Data byte 0 enable.	
89	D31	I/O (pd)	Data bus bit 31	
90	DGND	GND	Digital core ground	
91	VDDC	Р	1.8V digital core power supply from VDDCO (pin 24) with appropriate filtering. If VDDIO is 1.8V, this pin must be supplied power from the same source as pins 10, 79, 92, 108, and 125 (VDDIO) with appropriate filtering.	
92	VDDIO	Р	3.3V, 2.5V, or 1.8V digital $V_{\mbox{DDIO}}$ input power supply for IO with well decoupling capacitors.	
93	D30	I/O (pd)	Data bus bit 30	
94	D29	I/O (pd)	Data bus bit 29	
95	D28	I/O (pd)	Data bus bit 28	
96	D27	I/O (pd)	Data bus bit 27	
97	D26	I/O (pd)	Data bus bit 26	
98	D25	I/O (pd)	Data bus bit 25	
99	D24	I/O (pd)	Data bus bit 24	
100	D23	I/O (pd)	Data bus bit 23	
101	D22	I/O (pd)	Data bus bit 22	
102	D21	I/O (pd)	Data bus bit 21	
103	D20	I/O (pd)	Data bus bit 20	
104	D19	I/O (pd)	Data bus bit 19	
105	D18	I/O (pd)	Data bus bit 18	
106	D17	I/O (pd)	Data bus bit 17	
107	DGND	GND	Digital IO ground	
108	VDDIO	Р	3.3V, 2.5V, or 1.8V digital $V_{\text{DDIO}}$ input power supply for IO with well decoupling capacitors.	
109	D16	I/O (pd)	Data bus bit 16	
110	D15	I/O (pd)	Data bus bit 15	
111	D14	I/O (pd)	Data bus bit 14	
112	D13	I/O (pd)	Data bus bit 13	
113	D12	I/O (pd)	Data bus bit 12	
114	D11	I/O (pd)	Data bus bit 11	
115	D10	I/O (pd)	Data bus bit 10	
116	D9	I/O (pd)	Data bus bit 9	
117	D8	I/O (pd)	Data bus bit 8	

Pin Number	Pin Name	Type Note 2-3	Description	
118	D7	I/O (pd)	Data bus bit 7	
119	D6	I/O (pd)	Data bus bit 6	
120	D5	I/O (pd)	Data bus bit 5	
121	D4	I/O (pd)	Data bus bit 4	
122	D3	I/O (pd)	Data bus bit 3	
123	DGND	GND	Digital IO ground	
124	DGND	GND	Digital core ground	
125	VDDIO	Р	3.3V, 2.5V, or 1.8V digital VDDIO input power supply for IO with well decoupling capacitors.	
126	D2	I/O (pd)	Data bus bit 2	
127	D1	I/O (pd)	Data bus bit 1	
128	D0	I/O (pd)	Data bus bit 0	

TABLE 2-2: SIGNALS FOR 32-BIT 128-PIN PQFP (CONTINUED)

Note 2-3 P = power supply

GND = ground

I = input

O = output

I/O = bi-directional

Ipu/O = Input with internal pull-up (58 k $\Omega$  ±30%) during power-up/reset; output pin otherwise.

lpd/O = Input with internal pull-down (58 k $\Omega$  ±30%) during power-up/reset; output pin otherwise.

Ipu = Input with internal pull-up. (58 k $\Omega$  ±30%)

lpd = Input with internal pull-down. (58 k $\Omega$  ±30%)

Opu = Output with internal pull-up. (58 k $\Omega$  ±30%)

Opd = Output with internal pull-down. (58 k $\Omega$  ±30%)

I/O (pd) = Input/Output with internal pull-down. (58 k $\Omega$  ±30%)

Pin Number	Pin Name	Туре	Description	
29	EESK	lpd/O	Endian mode select: Pull-up = Big Endian Pull-down (default) = Little Endian During power-up/reset, this pin value is latched into register CCR, bit 10. When this pin is no connect or tied to GND, the bit 11 (Endian mode selection) in RXFDPR register can be used to program either Little (bit11=0 default) Endian mode or Big (bit11=1) Endian mode.	
30	EEDI	Ipd	Bus mode select for KSZ8851M when EEEN pin is pull-down without EEPROM Pull-up = 16-bit bus mode Pull-down or No connect (default) = 8-bit bus mode This pin is "don't care" (no connect) for 32-bit bus mode when EEEN is pull- down (without EEPROM). During power-up/reset, this pin value is latched into register CCR bit 6/7.	
Note 2-1	1	Ipd/O = Input with internal pull-down (58 kΩ ±30%) during power-up/reset; output pin otherwise. Pin		

strap-ins are latched during power-up or reset.

# 3.0 FUNCTIONAL DESCRIPTION

The KSZ8851M is a single-chip Fast Ethernet MAC/PHY controller consisting of a 10/100 physical layer transceiver (PHY), a MAC, and a Bus Interface Unit (BIU) that controls the KSZ8851M via an 8-bit, 16-bit, or 32-bit host bus interface.

The KSZ8851M is fully compliant to IEEE802.3u standards.

# 3.1 Functional Overview: Power Management

The KSZ8851M supports enhanced power management feature in low power state with energy detection to ensure lowpower dissipation during device idle periods. There are three operation modes under the power management function which is controlled by two bits in PMECR (0xD4) register as shown below:

- PMECR[1:0] = 00 Normal Operation Mode
- PMECR[1:0] = 01 Energy Detect Mode
- PMECR[1:0] = 11 Power Saving Mode

Table 3-1 indicates all internal function blocks status under four different power management operation modes.

KSZ8851M	Power Management Operation Modes				
Function Blocks	Normal Mode	Energy Detect Mode	Power Saving Mode		
Internal PLL Clock	Enabled	Disabled	Enabled		
Tx/Rx PHY	Enabled	Energy Detect at Rx	Rx Unused Block Disabled		
MAC	Enabled	Disabled	Enabled		
SPI	Enabled	Disabled	Enabled		

#### TABLE 3-1: INTERNAL FUNCTION BLOCKS STATUS

#### 3.1.1 NORMAL OPERATION MODE

This is the default setting bit[1:0]=00 in PMECR register after the chip power-up or hardware reset (pin 67). When KSZ8851M is in this normal operation mode, all PLL clocks are running, PHY and MAC are on and the host interface is ready for CPU read or write.

During the normal operation mode, the host CPU can set the bit[1:0] in PMECR register to transit the current normal operation mode to any one of the other three power management operation modes.

#### 3.1.2 ENERGY DETECT MODE

The energy detect mode provides a mechanism to save more power than in the normal operation mode when the KSZ8851M is not connected to an active link partner. For example, if cable is not present or it is connected to a powered down partner, the KSZ8851M can automatically enter to the low power state in energy detect mode. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8851M can automatically power up to normal power state in energy detect mode.

Energy detect mode consists of two states, normal power state and low power state. While in low power state, the KSZ8851M reduces power consumption by disabling all circuitry except the energy detect circuitry of the receiver. The energy detect mode is entered by setting bit[1:0]=01 in PMECR register. When the KSZ8851M is in this mode, it will monitor the cable energy. If there is no energy on the cable for a time longer than pre-configured value at bit[7:0] Go-Sleep time in GSWUTR register, KSZ8851M will go into a low power state. When KSZ8851M is in low power state, it will keep monitoring the cable energy. Once the energy is detected from the cable and is continuously presented for a time longer than pre-configured value at bit[15:8] Wake-Up time in GSWUTR register, the KSZ8851M will enter either the normal power state if the auto-wakeup enable bit[7] is set in PMECR register or the normal operation mode if both auto-wakeup enable bit[7] and wakeup to normal operation mode bit[6] are set in PMECR register.

The KSZ8851M will also assert PME output pin if the corresponding enable bit[8] is set in PMECR (0xD4) register or generate interrupt to signal an energy detect event occurred if the corresponding enable bit[2] is set in IER (0x90) register. Once the power management unit detects the PME output asserted or interrupt active, it will power up the host CPU and issue a wakeup command which is a read cycle to read the Globe Reset Register (GRR at 0x26) to wake up the KSZ8851M from the low power state to the normal power state in case the auto-wakeup enable bit[7] is disabled. When KSZ8851M is at normal power state, it is able to transmit or receive packet from the cable.

#### 3.1.3 POWER SAVING MODE

The power saving mode is entered when auto-negotiation mode is enabled, cable is disconnected, and by setting bit[1:0]=11 in PMECR register and bit [10]=1 in P1SCLMD register. When KSZ8851M is in this mode, all PLL clocks are enabled, MAC is on, all internal registers value will not change, and host interface is ready for CPU read or write. In this mode, it mainly controls the PHY transceiver on or off based on line status to achieve power saving. The PHY remains transmitting and only turns off the unused receiver block. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8851M can automatically enabled the PHY power up to normal power state from power saving mode.

During this power saving mode, the host CPU can program the bit[1:0] in PMECR register and set bit[10]=0 in P1SCLMD register to transit the current power saving mode to any one of the other three power management operation modes.

#### 3.1.4 POWER DOWN

There is a full chip power-down mode if PWRDN (pin 36) is tied to low. When this pin is pulled-down, the entire chip powers down. Transitioning this pin from pull-down to pull-up results in a power up and chip reset. The reset will set all registers to default values. The host CPU will need to re-program all register values again after release of the PWRDN.

#### 3.1.5 WAKE-ON-LAN

Wake-up frame events are used to wake the system whenever meaningful data is presented to the system over the network. Examples of meaningful data include the reception of a Magic Packet, a management request from a remote administrator, or simply network traffic directly targeted to the local system. In all of these instances, the network device is pre-programmed by the policy owner or other software with information on how to identify wake frames from other network traffic. The KSZ8851M controller can be programmed to notify the host of the wake-up frame detection with the assertion of the interrupt signal (INTRN) or assertion of the power management event signal (PME).

A wake-up event is a request for hardware and/or software external to the network device to put the system into a powered state (working).

A wake-up signal is caused by:

- Detection of energy signal over a pre-configured value (bit 2 in ISR register)
- Detection of a linkup in the network link state (bit 3 in ISR register)
- Receipt of a network wake-up frame (bit 5 in ISR register)
- Receipt of a Magic Packet (bit 4 in ISR register)

There are also other types of wake-up events that are not listed here as manufacturers may choose to implement these in their own ways.

#### 3.1.5.1 Detection of Energy

The energy is detected from the cable and is continuously presented for a time longer than pre-configured value, especially when this energy change may impact the level at which the system should re-enter to the normal power state.

#### 3.1.5.2 Detection of Linkup

Link status wake events are useful to indicate a linkup in the network's connectivity status.

#### 3.1.5.3 Wake-Up Packet

Wake-up packets are certain types of packets with specific CRC values that a system recognizes as a 'wake up' frame. The KSZ8851M supports up to four users defined wake-up frames as below:

- 1. Wake-up frame 0 is defined in wakeup frame registers (0x30 0x3B) and is enabled by bit 0 in wakeup frame control register (0x2A).
- 2. Wake-up frame 1 is defined in wakeup frame registers (0x40 0x4B) and is enabled by bit 1 in wakeup frame control register (0x2A).
- 3. Wake-up frame 2 is defined in wakeup frame registers (0x50 0x5B) and is enabled by bit 2 in wakeup frame control register (0x2A).
- 4. Wake-up frame 3 is defined in wakeup frame registers (0x60 0x6B) and is enabled by bit 3 in wakeup frame control register (0x2A).

#### 3.1.5.4 Magic Packet

Magic Packet technology is used to remotely wake up a sleeping or powered off PC on a LAN. This is accomplished by sending a specific packet of information, called a Magic Packet frame, to a node on the network. When a PC capable of receiving the specific frame goes to sleep, it enables the Magic Packet RX mode in the LAN controller, and when the LAN controller receives a Magic Packet frame, it will alert the system to wake up.

Magic Packet is a standard feature integrated into the KSZ8851M. The controller implements multiple advanced powerdown modes including Magic Packet to conserve power and operate more efficiently.

Once the KSZ8851M has been put into Magic Packet Enable mode (WFCR[7]=1), it scans all incoming frames addressed to the node for a specific data sequence, which indicates to the controller this is a Magic Packet (MP) frame.

A Magic Packet frame must also meet the basic requirements for the LAN technology chosen, such as Source Address (SA), Destination Address (DA), which may be the receiving station's IEEE address or a multicast or broadcast address and CRC.

The specific sequence consists of 16 duplications of the IEEE address of this node, with no breaks or interruptions. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream. The synchronization stream allows the scanning state machine to be much simpler. The synchronization stream is defined as 6 bytes of FFh. The device will also accept a broadcast frame, as long as the 16 duplications of the IEEE address match the address of the machine to be awakened.

#### Example:

If the IEEE address for a particular node on a network is 11h 22h, 33h, 44h, 55h, 66h, the LAN controller would be scanning for the data sequence (assuming an Ethernet frame):

DESTINATION SOURCE – MISC - FF FF FF FF FF FF FF - 11 22 33 44 55 66 - 11 22 33 44 55

There are no further restrictions on a Magic Packet frame. For instance, the sequence could be in a TCP/IP packet or an IPX packet. The frame may be bridged or routed across the network without affecting its ability to wake-up a node at the frame's destination.

If the LAN controller scans a frame and does not find the specific sequence shown above, it discards the frame and takes no further action. If the KSZ8851M controller detects the data sequence, however, it then alerts the PC's power management circuitry (assert the PME pin) to wake up the system.

# 3.2 Physical Layer Transceiver (PHY)

#### 3.2.1 100BASE-TX TRANSMIT

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125 MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. An external 3.01 k $\Omega$  (1%) resistor for the 1:1 transformer ratio sets the output current.

The output signal has a typical rise/fall time of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output driver is also incorporated into the 100BASE-TX driver.

#### 3.2.2 100BASE-TX RECEIVE

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer has to adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/ 5B decoder. Finally, the NRZ serial data is converted to an MII format and provided as the input data to the MAC.

### 3.2.3 PLL CLOCK SYNTHESIZER (RECOVERY)

The internal PLL clock synthesizer can generate either 125 MHz, 62.5 MHz, 41.66 MHz, or 25 MHz clocks by setting the on-chip bus control register (0x20) for KSZ8851M system timing. These internal clocks are generated from an external 25 MHz crystal or oscillator.

#### 3.2.4 SCRAMBLER/DE-SCRAMBLER (100BASE-TX ONLY)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander.

Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence. Then the receiver de-scrambles the incoming data stream using the same sequence as at the transmitter.

#### 3.2.5 10BASE-T TRANSMIT

The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with typical 2.4V amplitude. The harmonic contents are at least 27 dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

#### 3.2.6 10BASE-T RECEIVE

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function.

The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV or with short pulse widths to prevent noise at the RXP1 or RXM1 input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8851M decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

#### 3.2.7 MDI/MDI-X AUTO CROSSOVER

To eliminate the need for crossover cables between similar devices, the KSZ8851M supports HP-Auto MDI/MDI-X and IEEE 802.3u standard MDI/MDI-X auto crossover. HP-Auto MDI/MDI-X is the default.

The auto-sense function detects remote transmit and receive pairs and correctly assigns the transmit and receive pairs for the KSZ8851M device. This feature is extremely useful when end users are unaware of cable types in addition to saving on an additional uplink configuration connection. The auto-crossover feature can be disabled through the port control registers. The IEEE 802.3u standard MDI and MDI-X definitions are in Table 3-2.


TABLE 3-2: MDI/MDI-X PIN DEFINITIONS
--------------------------------------

M	DI	MDI-X		
RJ-45 Pins	Signals	RJ-45 Pins	Signals	
1	TD+	1	RD+	
2	TD-	2	RD-	
3	RD+	3	TD+	
6	RD-	6	TD-	

#### 3.2.7.1 Straight Cable

A straight cable connects an MDI device to an MDI-X device, or an MDI-X device to an MDI device. Figure 3-1 depicts a typical straight cable connection between a network interface card (NIC) and a switch, or hub (MDI-X).


FIGURE 3-1: TYPICAL STRAIGHT CABLE CONNECTION



#### 3.2.7.2 Crossover Cable

A crossover cable connects an MDI device to another MDI device, or an MDI-X device to another MDI-X device. Figure 3-2 shows a typical crossover cable connection between two switches or hubs (two MDI-X devices).






#### 3.2.8 AUTO-NEGOTIATION

The KSZ8851M conforms to the auto negotiation protocol as described by the 802.3 committee to allow the port to operate at either 10BASE-T or 100BASE-TX.

Auto negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In auto negotiation, the link partners advertise capabilities across the link to each other. If auto negotiation is not supported or the link partner to the KSZ8851M is forced to bypass auto negotiation, the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol.

The link up process is shown in Figure 3-3.





#### 3.2.9 LINKMD<sup>®</sup> CABLE DIAGNOSTICS

The KSZ8851M LinkMD<sup>®</sup> uses time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits, and impedance mismatches.

LinkMD works by sending a pulse of known amplitude and duration down the MDI and MDI-X pairs and then analyzes the shape of the reflected signal. Timing the pulse duration gives an indication of the distance to the cabling fault with a maximum distance of 200m and an accuracy of  $\pm 2m$ . Internal circuitry displays the TDR information in a user-readable digital format in register P1SCLMD[8:0].

Cable diagnostics are only valid for copper connections and do not support fiber optic operation.

#### 3.2.9.1 Access

LinkMD is initiated by accessing register P1SCLMD, the PHY special control/status and LinkMD register (0xF4).

#### 3.2.9.2 Usage

LinkMD can be run at any time by ensuring that Auto-MDIX has been disabled. To disable Auto-MDIX, write a '1' to P1CR[10] to enable manual control over the pair used to transmit the LinkMD pulse. The self-clearing cable diagnostic test enable bit, P1SCLMD [12], is set to '1' to start the test on this pair.

When bit P1SCLMD[12] returns to '0', the test is complete. The test result is returned in bits P1SCLMD[14:13] and the distance is returned in bits P1SCLMD[8:0]. The cable diagnostic test results are as follows:

00 = Valid test, normal condition

01 = Valid test, open circuit in cable

10 = Valid test, short circuit in cable

11 = Invalid test, LinkMD failed

If P1SCLMD[14:13]=11, this indicates an invalid test, and occurs when the KSZ8851M is unable to shut down the link partner. In this instance, the test is not run, as it is not possible for the KSZ8851M to determine if the detected signal is a reflection of the signal generated or a signal from another source.

Cable distance can be approximated by the following formula:

P1SCLMD[8:0] x 0.4m for port 1 cable distance

This constant may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm.

#### 3.3 Media Access Control (MAC) Operation

The KSZ8851M strictly abides by IEEE 802.3 standards to maximize compatibility.

#### 3.3.1 INTER PACKET GAP (IPG)

If a frame is successfully transmitted, then the minimum 96-bit time for IPG is measured between two consecutive packets. If the current packet is experiencing collisions, the minimum 96-bit time for IPG is measured from carrier sense (CRS) to the next transmit packet.

#### 3.3.2 BACK-OFF ALGORITHM

The KSZ8851M implements the IEEE standard 802.3 binary exponential back-off algorithm in half-duplex mode. After 16 collisions, the packet is dropped.

#### 3.3.3 LATE COLLISION

If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped.

#### 3.3.4 FLOW CONTROL

The KSZ8851M supports standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, if the KSZ8851M receives a pause control frame, the KSZ8851M will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (while it is flow controlled), only flow control packets from the KSZ8851M are transmitted.

On the transmit side, the KSZ8851M has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources.

There are three programmable low watermark register FCLWR (0xB0), high watermark register FCHWR (0xB2) and overrun watermark register FCOWR (0xB4) for flow control in RXQ FIFO. The KSZ8851M will send PAUSE frame when the RXQ buffer hit the high watermark level (default 3.072 KByte available) and stop PAUSE frame when the RXQ buffer hit the low watermark level (default 5.12 KByte available). The KSZ8851M will drop packet when the RXQ buffer hit the overrun watermark level (default 256-Byte available).

The KSZ8851M issues a flow control frame (Xoff, or transmitter off), containing the maximum pause time defined in IEEE standard 802.3x. Once the resource is freed up, the KSZ8851M sends out the another flow control frame (Xon, or transmitter on) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being constantly activated and deactivated.

#### 3.3.5 HALF-DUPLEX BACKPRESSURE

A half-duplex backpressure option (non-IEEE 802.3 standards) is also provided. The activation and deactivation conditions are the same as in full-duplex mode. If backpressure is required, the KSZ8851M sends preambles to defer the other stations' transmission (carrier sense deference).

To avoid jabber and excessive deference (as defined in the 802.3 standard), after a certain time, the KSZ8851M discontinues the carrier sense and then raises it again quickly. This short silent time (no carrier sense) prevents other stations from sending out packets thus keeping other stations in a carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type backpressure is interrupted and those packets are transmitted instead. If there are no additional packets to send, carrier sense type backpressure is reactivated again until chip resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, thus reducing the chance of further collision and carrier sense is maintained to prevent packet reception.

#### 3.3.6 ADDRESS FILTERING FUNCTION

The KSZ8851M supports 11 different address filtering schemes as shown in Table 3-3. The Ethernet destination address (DA) field inside the packet is the first 6-byte field which uses to compare with either the host MAC address registers (0x10 - 0x15) or the MAC address hash table registers (0xA0 - 0xA7) for address filtering operation. The first bit (bit 40) of the destination address (DA) in the Ethernet packet decides whether this is a physical address if bit 40 is "0" or a multicast address if bit 40 is "1".

	Address Filtering Mode	Receive Control Register (0x74 – 0x75): RXCR1			74 – 0x75):	
ltem		RX All (Bit 4)	RX Inverse (Bit 1)	RX Physical Address (Bit 11)	RX Multicast Address (Bit 8)	Description
1	Perfect	0	0	1	1	All Rx frames are passed only if the DA exactly matches the MAC address in MARL, MARM, and MARH registers.
2	Inverse perfect	0	1	1	1	All Rx frames are passed if the DA is not matching the MAC address in MARL, MARM, and MARH registers.
3	Hash only	0	0	0	0	All Rx frames with either multicast or physical destination address are filtering against the MAC address hash table.
4	Inverse hash only	0	1	0	0	All Rx frames with either multicast or physical destination address are filtering not against the MAC address hash table. All Rx frames which are filtering out at item 3 (Hash only) only are passed in this mode.
5	Hash perfect (default)	0	0	1	0	All Rx frames are passed with Physical address (DA) matching the MAC address and to enable receive multicast frames that pass the hash table when Multicast address is matching the MAC address hash table.
6	Inverse hash perfect	0	1	1	0	All Rx frames which are filtering out at item 5 (Hash perfect) only are passed in this mode.
7	Promiscuous	1	1	0	0	All Rx frames are passed without any conditions.
8	Hash only with multicast address passed	1	0	0	0	All Rx frames are passed with Physical address (DA) matching the MAC address hash table and with Multicast address without any conditions.
9	Perfect with multi- cast address passed	1	0	1	1	All Rx frames are passed with Physical address (DA) matching the MAC address and with Multicast address without any conditions.

# TABLE 3-3: ADDRESS FILTERING

ltem	Address Filtering Mode	Receive Control Register (0x74 – 0x75): RXCR1				
		RX All (Bit 4)	RX Inverse (Bit 1)	RX Physical Address (Bit 11)	RX Multicast Address (Bit 8)	Description
10	Hash only with physical address passed	1	0	1	0	All Rx frames are passed with Multicast address matching the MAC address hash table and with Physical address without any conditions.
11	Perfect with physi- cal address passed	1	0	0	1	All Rx frames are passed with Multicast address matching the MAC address and with Physical address without any condi- tions.

TABLE 3-3: ADDRESS FILTERING (CONTINUED)

Note 3-1 Bit 0 (RX Enable), Bit 5 (RX Unicast Enable) and Bit 6 (RX Multicast Enable) must be set to 1 in the RXCR1 register.

**Note 3-2** The KSZ8851M will discard a frame with an SA that is the same as the MAC address if bit[0] is set in RXCR2 register.

#### 3.3.7 CLOCK GENERATOR

The X1 and X2 pins are connected to a 25 MHz crystal. X1 can also serve as the connector to a 3.3V, 25 MHz oscillator, as described in the pin description.

#### 3.4 Bus Interface Unit (BIU)

The BIU host interface is a generic bus interface, designed to communicate with embedded processors. No glue logic is required when it talks to various standard asynchronous buses and processors.

#### 3.4.1 SUPPORTED TRANSFERS

In terms of transfer type, the BIU can support asynchronous transfer or SRAM-like slave mode. To support the data transfers, the BIU provides a group of signals:

Asynchronous or SRAM-like signals: Address/Data (A[7:1]/D[15:0]), Address Enable (AEN), Read (RDN), Write (WRN), Byte Enable (BE[3:0]N), Async Ready (ARDY) and Interrupt (INTRN).

#### 3.4.2 PHYSICAL DATA BUS SIZE

The BIU supports an 8-bit, 16-bit or 32-bit host standard data bus. Depending on the size of the physical data bus, the KSZ8851M can support 8-bit, 16-bit or 32-bit data transfers.

#### For example,

For a 32-bit system/host data bus, the KSZ8851-32MQL allows an 8-bit, 16-bit and 32-bit data transfer.

For a 16-bit system/host data bus, the KSZ8851-16MQL allows an 8-bit and 16-bit data transfer.

For an 8-bit system/host data bus, the KSZ8851-16MQL only allows an 8-bit data transfer.

The KSZ8851M supports internal data byte-swap and word-swap. This means that the system/host data bus HD[7:0] just connect to D[7:0] for an 8-bit data bus interface. For a 16-bit data bus, the system/host data bus HD[15:8] and HD[7:0] only need to connect to D[15:8] and D[7:0] respectively.

 Table 3-4 describes the BIU signal grouping.

Signal	Туре	Function						
A[7:1]	Input	Address Bus						
D[15:0]	I/O	Data Bus, For both KSZ8851-32MQL and KSZ8851-16MQL devices.						
D[31:16]	I/O	Data Bus, Fo	or KSZ8851-3	2MQL device	only.			
AEN	Input	Address Enable Address Enable asserted indicates memory address on the bus for DMA access and since the device is an I/O device, address decoding is only enabled when AEN is Low.						
		Byte Enable	Byte Enable					
	Input	BE0N	BE1N	BE2N	BE3N	Description		
		0	0	0	0	32-bit access		
		0	0	1	1	Lower 16-bit (D[15:0]) access		
BE3N, BE2N, BE1N, BE0N		1	1	0	0	Higher 16-bit (D[31:16]) access		
		0	1	1	1	Byte 0 (D[7:0]) access		
		1	0	1	1	Byte 1 (D[15:8]) access		
		1	1	0	1	Byte 2 (D[23:16]) access		
		1	1	1	0	Byte 3 (D[31:24]) access		
INTRN	Output	Interrupt						
RDN	Input	Asynchronous Read						
WRN	Input	Asynchronous Write						
ARDY	Output	Asynchronous Ready, This signal is asserted (Low) to ask CPU inserting wait state.						

# TABLE 3-4: BUS INTERFACE UNIT SIGNAL GROUPING

Please note that the LDEVN output signal will be asserted to indicate that the KSZ8851M is successfully targeted. The signal LDEVN is a combinatorial decode of AEN and A[7:1].

#### 3.4.3 LITTLE AND BIG ENDIAN SUPPORT

The KSZ8851M supports either Little- or Big-Endian microprocessor. The external strap pin 29 (EESK) is used to select between two modes. The KSZ8851M operates in Little Endian when this pin is pulled-down or in Big Endian when this pin is pulled-up.

When this pin 29 is no connect or tied to GND, the bit 11 (Endian mode selection) in RXFDPR register can be used to program either Little (bit11=0) Endian mode or Big (bit11=1) Endian mode.

#### 3.4.4 ASYNCHRONOUS INTERFACE

For asynchronous transfers, the asynchronous interface uses RDN (read) and WRN (write) signal strobes for data latching. If necessary, ARDY is de-asserted on the falling edge of the strobe.

All asynchronous transfers are either single-data or burst-data transfers. Byte, word, and double word data buses and accesses (transfers) are supported. The BIU, however, provides flexible asynchronous interfacing to communicate with various applications and architectures. No additional address latch is required. The BIU decodes A[7:1] and qualifies with AEN (Address Enable) to determine if the KSZ8851M device is the intended target. The host utilizes the rising edge of RDN to latch read data and the KSZ8851M will use falling edge of WRN to latch write data.


#### 3.4.5 BIU SUMMATION

Figure 3-4 shows the connection for different data bus sizes. Also refer to reference schematics in hardware design package.

Please note that for the 8-bit data bus mode, the internal inverter is enabled and connected between BE0N and BE1N, so an even address will enable the BE0N and an odd address will enable the BE1N.

Strap-in Options:

- EESK (pin 29, Ipd/O): Pull-down or no connect (default) selects Little Endian. Pull-up selects Big Endian.
- EEDI (pin 30, Ipd): Pull-down or no connect (default) selects 8-bit bus mode. Pull-up selects 16-bit bus mode.



#### FIGURE 3-4: KSZ8851M 8-BIT, 16-BIT, AND 32-BIT DATA BUS CONNECTIONS

#### 3.5 Queue Management Unit (QMU)

The Queue Management Unit (QMU) manages packet traffic between the MAC/PHY interface and the system host. It has built-in packet memory for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue). Each queue contains 12 KB for RXQ and 6 KB for TXQ of memory with back-to-back, non-blocking frame transfer performance. It provides a group of control registers for system control, frame status registers for current packet transmit/ receive status, and interrupts to inform the host of the real time TX/RX status.

#### 3.5.1 TRANSMIT QUEUE (TXQ) FRAME FORMAT

The frame format for the transmit queue is shown in Table 3-5. The first word contains the control information for the frame to transmit. The second word is used to specify the total number of bytes of the frame. The packet data follows. The packet data area holds the frame itself. It may or may not include the CRC checksum depending upon whether hardware CRC checksum generation is enabled in TXCR (bit 1) register.

Multiple frames can be pipelined in both the transmit queue and receive queue as long as there is enough queue memory, thus avoiding overrun. For each transmitted frame, the transmit status information for the frame is located in the TXSR (0x72) register.

Packet Memory Address Offset	Bit 15 Bit 0 2nd Byte 1st Byte
0	Control Word (High byte and low byte need to swap in Big-Endian mode)
2	Byte Count (High byte and low byte need to swap in Big-Endian mode)
4 and Up	Transmit Packet Data (maximum size is 2000)

#### TABLE 3-5: FRAME FORMAT FOR TRANSMIT QUEUE

Because multiple packets can be pipelined into the TX packet memory for transmit, the transmit status reflects the status of the packet that is currently being transferred on the MAC interface, which may or may not be the last queued packet in the TX queue.

The transmit control word is the first 16-bit word in the TX packet memory, followed by a 16-bit byte count. It must be word aligned. Each control word corresponds to one TX packet. Table 3-6 gives the transmit control word bit fields.

#### TABLE 3-6:TRANSMIT CONTROL WORD BIT FIELDS

Bit	Description
15	<b>TXIC Transmit Interrupt on Completion</b> When this bit is set, the KSZ8851M sets the transmit interrupt after the present frame has been transmitted.
14-6	Reserved
5-0	<b>TXFID Transmit Frame ID</b> This field specifies the frame ID that is used to identify the frame and its associated status information in the transmit status register.

The transmit Byte Count specifies the total number of bytes to be transmitted from the TXQ. Its format is given in Table 3-7.

#### TABLE 3-7: TRANSMIT BYTE COUNT FORMAT

Bit	Description
15-11	Reserved
10-0	<b>TXBC Transmit Byte Count</b> Transmit Byte Count. Hardware uses the byte count information to conserve the TX buffer memory for better utilization of the packet memory. Note: The hardware behavior is unknown if an incorrect byte count information is written to this field. Writing a 0 value to this field is not permitted.

The data area contains six bytes of Destination Address (DA) followed by six bytes of Source Address (SA), followed by a variable-length number of bytes. On transmit, all bytes are provided by the CPU, including the source address. The KSZ8851M does not insert its own SA. The 802.3 Frame Length word (Frame Type in Ethernet) is not interpreted by the KSZ8851M. It is treated transparently as data both for transmit operations.

#### 3.5.2 FRAME TRANSMITTING PATH OPERATION IN TXQ

This section describes the typical register settings for transmitting packets from host processor to KSZ8851M with generic bus interface. Users can use the default value for most of the transmit registers. Table 3-8 describes all registers that need to be set and used for transmitting single or multiple frames.

#### TABLE 3-8: REGISTERS SETTING FOR TRANSMIT FUNCTION BLOCK

Register Name [bit](offset)	Description
TXCR[3:0](0x70) TXCR[8:5](0x70)	Set transmit control function as below: Set bit 3 to enable transmitting flow control. Set bit 2 to enable transmitting padding. Set bit 1 to enable transmitting CRC. Set bit 0 to enable transmitting block operation. Set transmit checksum generation for ICMP, UDP, TCP, and IP packet.
TXMIR[12:0](0x78)	The amount of free transmit memory available is represented in units of byte. The TXQ memory (6 KByte) is used for both frame payload and control word.
TXQCR[0](0x80)	For single frame to transmit, set this bit 0 = 1(manual enqueue). the KSZ8851M will enable current TX frame prepared in the TX buffer is queued for transmit, this is only transmit one frame at a time. Note: This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before setting up another new TX frame.
TXQCR[1](0x80)	When this bit is written as 1, the KSZ8851M will generate interrupt (bit 6 in ISR register) to CPU when TXQ memory is available based upon the total amount of TXQ space requested by CPU at TXNTFSR (0x9E) register. Note: This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before set to 1 again
TXQCR[2](0x80)	For multiple frames to transmit, set this bit 2 = 1 (auto-enqueue). the KSZ8851M will enable current all TX frames prepared in the TX buffer are queued to transmit automatically.
RXQCR[3](0x82)	Set bit 3 to start DMA access from host CPU either read (receive frame data) or write (transmit data frame)


Register Name [bit](offset)	Description		
TXFDPR[14](0x84)	Set bit 14 to enable TXQ transmit frame data pointer register increments automatically on accesses to the data register.		
IER[14][6](0x90)	Set bit 14 to enable transmit interrupt in Interrupt Enable Register Set bit 6 to enable transmit space available interrupt in Interrupt Enable Register.		
ISR[15:0](0x92)	Write 1 (0xFFFF) to clear all interrupt status bits after interrupt occurred in Interrupt Status Register.		
TXNTFSR[15:0](0x9E)	The host CPU is used to program the total amount of TXQ buffer space which is required for next total transmit frames size in double-word count.		

# TABLE 3-8: REGISTERS SETTING FOR TRANSMIT FUNCTION BLOCK


# 3.5.3 DRIVER ROUTINE FOR TRANSMIT PACKET FROM HOST PROCESSOR TO KSZ8851M

The transmit routine is called by the upper layer to transmit a contiguous block of data through the Ethernet controller. It is user's choice to decide how the transmit routine is implemented. If the Ethernet controller encounters an error while transmitting the frame, it's the user's choice to decide whether the driver should attempt to retransmit the same frame or discard the data. The following figures show the step-by-step for single and multiple transmit packets from host processor to KSZ8851M.





#### FIGURE 3-6: HOST TX MULTIPLE FRAMES IN AUTO ENQUEUE FLOW DIAGRAM



#### 3.5.4 RECEIVE QUEUE (RXQ) FRAME FORMAT

The frame format for the receive queue is shown in Table 3-9. The first word contains the status information for the frame received. The second word is the total number of bytes of the RX frame. Following that is the packet data area. The packet data area holds the frame itself. It includes the CRC checksum.

#### TABLE 3-9: FRAME FORMAT FOR RECEIVE QUEUE

Packet Memory Address Offset	Bit 15 Bit 0 2nd Byte 1st Byte
0	Status Word (High byte and low byte need to swap in Big-Endian mode. Also see description in RXFHSR register)
2	Byte Count (High byte and low byte need to swap in Big-Endian mode. Also see description in RXFHBCR register)
4 and up	Receive Packet Data (maximum size is 2000)

#### 3.5.5 FRAME RECEIVING PATH OPERATION IN RXQ

This section describes the typical register settings for receiving packets from KSZ8851M to host processor with generic bus interface. User can use the default value for most of the receive registers. The following Table 3-10 describes all registers which need to be set and used for receiving single or multiple frames.

Register Name [bit](offset)	Description
RXCR1(0x74) RXCR2(0x76)	Set receive control function as below: Set RXCR1[10] to enable receiving flow control. Set RXCR1[0] to enable receiving block operation. Set receive checksum check for ICMP, UDP, TCP and IP packet. Set receive address filtering scheme.
RXFHSR[15:0](0x7C)	This register (read only) indicates the current received frame header status information.
RXFHBCR[11:0](0x7E)	This register (read only) indicates the current received frame header byte count informa- tion.
RXQCR[12:3](0x82)	Set RXQ control function as below: Set bit 3 to start DMA access from host CPU either read (receive frame data) or write (transmit data frame). Set bit 4 to automatically enable RXQ frame buffer dequeue. Set bit 5 to enable RX frame count threshold and read bit 10 for status. Set bit 6 to enable RX data byte count threshold and read bit 11 for status. Set bit 7 to enable RX frame duration timer threshold and read bit 12 for status. Set bit 9 enable RX IP header two-byte offset.
RXFDPR[14](0x86)	Set bit 14 to enable RXQ address register increments automatically on accesses to the data register.
RXDTTR[15:0](0x8C)	To program received frame duration timer value. When Rx frame duration in RXQ exceeds this threshold in 1 $\mu$ S interval count and bit 7 of RXQCR register is set to 1, the KSZ8851M will generate RX interrupt in ISR[13] and indicate the status in RXQCR[12].
RXDBCTR[15:0](0x8E)	To program received data byte count value. When the number of received bytes in RXQ exceeds this threshold in byte count and bit 6 of RXQCR register is set to 1, the KSZ8851M will generate RX interrupt in ISR[13] and indicate the status in RXQCR[11].
IER[13](0x90)	Set bit 13 to enable receive interrupt in Interrupt Enable Register.
ISR[15:0](0x92)	Write 1 (0xFFFF) to clear all interrupt status bits after interrupt occurred in Interrupt Status Register.
RXFCTR[15:8](0x9C)	Rx frame count read only. To indicate the total received frame in RXQ frame buffer when receive interrupt (bit 13 in ISR) occurred.
RXFCTR[7:0](0x9C)	To program received frame count value. When the number of received frames in RXQ exceeds this threshold value and bit 5 of RXQCR register is set to 1, the KSZ8851M will generate RX interrupt in ISR[13] and indicate the status in RXQCR[10].

TABLE 3-10: REGISTERS SETTING FOR RECEIVE FUNCTION BLOCK

3.5.6 DRIVER ROUTINE FOR RECEIVE PACKET FROM KSZ8851M TO HOST PROCESSOR

The software driver receives data packet frames from the KSZ8851M device either as a result of polling or an interrupt based service. When an interrupt is received, the OS invokes the interrupt service routine that is in the interrupt vector table.

If your system has OS support, to minimize interrupt lockout time, the interrupt service routine should handle at interrupt level only those tasks that require minimum execution time, such as error checking or device status change. The routine should queue all the time-consuming work to transfer the packet from the KSZ8851M RXQ into system memory at task level. Figure 3-7 shows the step-by-step for receive packets from KSZ8851M to host processor.


Each DMA read operation from the host CPU to read RXQ frame buffer, the first read data (byte in 8-bit bus mode, word in 16-bit bus mode and double word in 32-bit bus mode) is dummy data and must be discarded by host CPU. Afterward, host CPU must read each frame data to align with double word boundary at end. For example, the host CPU has to read up to 68 bytes if received frame size is 65 bytes.

In order to read received frames from RXQ without error, the software driver must use following steps:

1. When receive interrupt occurred and software driver writes "1" to clear the RX interrupt in ISR register; the KSZ8851 will update Receive Frame Counter (RXFCTR) Register for this interrupt.

- When software driver reads back Receive Frame Count (RXFCTR) Register; the KSZ8851 will update both Receive Frame Header Status and Byte Count Registers (RXFHSR/RXFHBCR).
- When software driver reads back both Receive Frame Header Status and Byte Count Registers (RXFHSR/RXF-HBCR); the KSZ8851 will update next receive frame header status and byte count registers (RXFHSR/RXFH-BCR).





# 3.6 **EEPROM** Interface

It is optional in the KSZ8851M to use an external EEPROM. In the case that an EEPROM is not used, the EEEN pin must be tied Low or floating.

An external serial EEPROM with a standard microwire bus interface is used for non-volatile storage of information such as the host MAC address and default configuration setting for 8-bit or 16-bit bus width. The EEPROM must be a 1 KB device and is organized as 16-bit mode.

If the EEEN pin is pulled high, then the KSZ8851M performs an automatic read of the external EEPROM words 0H to 6H after the de-assertion of Reset. The EEPROM values are placed in certain host-accessible registers. EEPROM read/ write functions can also be performed by software read/writes to the EEPCR (0x22) registers.

The KSZ8851M EEPROM format is given Table 3-11.

WORD	15:8	7:0		
0H	Res	erved		
1H	Host MAC Address Byte 2	Host MAC Address Byte 1		
2H	Host MAC Address Byte 4	Host MAC Address Byte 3		
3H	Host MAC Address Byte 6	Host MAC Address Byte 5		
4H - 5H	Res	erved		
6H	ConfigParam (see next table)			
7H - 3FH	Not used for KSZ8851M	(available for user to use)		

#### TABLE 3-11: KSZ8851M EEPROM FORMAT

# TABLE 3-12: CONFIGPARAM WORD IN EEPROM FORMAT

Bit	Bit Name	Description
15-1	Reserved	Reserved
0	ASYN_8bit	Async 8-bit bus select 1= bus is configured for 16-bit width 0= bus is configured for 8-bit width This bit is shown in either bit 7 or bit 6 of CCR register The KSZ8851-32MQL 32-bit device does not care this bit setting

# 3.7 Loopback Support

The KSZ8851M provides two loopback modes, one is Near-end (Remote) loopback to support for remote diagnostic of failure at line side, and the other is Far-end (Local) loopback to support for local diagnostic of failure at host side. In loopback mode, the speed at the PHY port will be set to 100BASE-TX full-duplex mode.

### 3.7.1 NEAR-END LOOPBACK

Near-end (Remote) loopback is conducted at PHY port 1 of the KSZ8851M. The loopback path starts at the PHY port's receive inputs (RXP1/RXM1), wraps around at the same PHY port's PMD/PMA, and ends at the PHY port's transmit outputs (TXP1/TXM1).


Bit [9] of register P1SCLMD (0xF4) is used to enable near-end loopback. The ports 1 near-end loopback path is illustrated in Figure 3-8.

# 3.7.2 FAR-END (LOCAL) LOOPBACK

Far-end (Local) loopback is conducted at Host of the KSZ8851M. The loopback path starts at the host port's transmit inputs (Tx data), wraps around at the PHY port's PMD/PMA, and ends at the host port's receive outputs (Rx data)

Bit [14] of register P1MBCR (0xE4) is used to enable far-end loopback at host side. The host far-end loopback path is illustrated in Figure 3-8.

# FIGURE 3-8: PHY PORT 1 NEAR-END (REMOTE) AND HOST FAR-END (LOCAL) LOOPBACK PATHS



# 4.0 **REGISTER DESCRIPTIONS**

# 4.1 CPU Interface to I/O Registers

The KSZ8851M provides an SRAM-like asynchronous bus interface for the CPU to access its internal I/O registers. I/O registers serve as the address that the microprocessor uses when communicating with the device. This is used for configuring operational settings, reading or writing control, status information, and transferring packets. The KSZ8851M can be programmed to interface with either Big-Endian or Little-Endian processor.

# 4.1.1 I/O REGISTERS

The following I/O Space Mapping Tables apply to 8-, 16-, or 32-bit bus interface. Depending upon the bus interface used and byte enable signals (BE[3:0]N control byte access input pins), each I/O access can be performed the following operations as an 8-bit for 256 address locations, 16-bit for 128 address locations, or 32-bit for 64 address locations.

I/O R	I/O Register Offset Location		Register	Default	Description	
32-Bit			Name	Value	Description	
0x00 to	0x00 - 0x01	0x00 0x01	Reserved	Don't Care	None	
0x03	0x02 - 0x03	0x02 0x03	Reserved	Dontoare		
0x04 to	0x04 - 0x05	0x04 0x05	Reserved	Don't Care	None	
0x07	0x06 - 0x07	0x06 0x07	BESR	0x0000	Bus Error Status Register [7:0] Bus Error Status Register [15:8]	
0x08 to	0x08 - 0x09	0x08 0x09	CCR	Read Only	Chip Configuration Register [7:0] Chip Configuration Register [15:8]	
0x0B	0x0A - 0x0B	0x0A 0x0B	Reserved	Don't Care	None	
0x0C to	0x0C - 0x0D	0x0C 0x0D	- Reserved	Don't Care	None	
0x0F	0x0E - 0x0F	0x0E 0x0F	Reserved	Dont Care	None	
0x10	0x10 - 0x11	0x10 0x11	MARL	_	MAC Address Register Low [7:0] MAC Address Register Low [15:8]	
to 0x13	0x12 - 0x13	0x12 0x13	MARM	_	MAC Address Register Middle [7:0] MAC Address Register Middle [15:8]	
0x14 to	0x14 - 0x15	0x14 0x15	MARH	_	MAC Address Register High [7:0] MAC Address Register High [15:8]	
0x17	0x16 - 0x17	0x16 0x17	Reserved	Don't Care	None	
0x18 to	0x18 - 0x19	0x18 0x19	- Reserved	Don't Care	None	
0x1B	0x1A - 0x1B	0x1A 0x1B	Reserved	Duri Cale		
0x1C	0x1C - 0x1D	0x1C 0x1D	Deserved	Don't Coro	Nana	
to 0x1F	0x1E - 0x1F	0x1E 0x1F	- Reserved	Don't Care	None	
0x20	0x20 - 0x21	0x20 0x21	OBCR	0x0000	On-Chip Bus Control Register [7:0] On-Chip Bus Control Register [15:8]	
to 0x23	0x22 - 0x23	0x22 0x23	EEPCR	0x0000	EEPROM Control Register [7:0] EEPROM Control Register [15:8]	

 TABLE 4-1:
 INTERNAL I/O REGISTERS SPACE MAPPING

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

I/O Register Offset Location		Register Default		Description		
32-Bit	16-Bit	8-Bit	Name	Value	Description	
0x24 to	0x24 - 0x25	0x24 0x25	MBIR	0x1010	Memory BIST Info Register [7:0] Memory BIST Info Register [15:8]	
0x27	0x26 - 0x27	0x26 0x27	GRR	0x0000	Global Reset Register [7:0] Global Reset Register [15:8]	
0x28 to	0x28 - 0x29	0x28 0x29	Reserved	Don't Care	None	
0x2B	0x2A - 0x2B	0x2A 0x2B	WFCR	0x0000	Wakeup Frame Control Register [7:0] Wakeup Frame Control Register [15:8]	
0x2C to	0x2C - 0x2D	0x2C 0x2D	Reserved	Don't Care	None	
0x2F	0x2E - 0x2F	0x2E 0x2F				
0x30 to	0x30 - 0x31	0x30 0x31	WF0CRC0	0x0000	Wakeup Frame 0 CRC0 Register [7:0] Wakeup Frame 0 CRC0 Register [15:8]	
0x33	0x32 - 0x33	0x32 0x33	WF0CRC1	0x0000	Wakeup Frame 0 CRC1 Register [7:0] Wakeup Frame 0 CRC1 Register [15:8]	
0x34	0x34 - 0x35	0x34 0x35	WF0BM0	0x0000	Wakeup Frame 0 Byte Mask 0 Register [7:0] Wakeup Frame 0 Byte Mask 0 Register [15:8]	
to 0x37	0x36 - 0x37	0x36 0x37	WF0BM1	0x0000	Wakeup Frame 0 Byte Mask 1 Register [7:0] Wakeup Frame 0 Byte Mask 1 Register [15:8]	
0x38 to	0x38 - 0x39	0x38 0x39	WF0BM2	0x0000	Wakeup Frame 0 Byte Mask 2 Register [7:0] Wakeup Frame 0 Byte Mask 2 Register [15:8]	
0x3B	0x3A - 0x3B	0x3A 0x3B	WF0BM3	0x0000	Wakeup Frame 0 Byte Mask 3 Register [7:0] Wakeup Frame 0 Byte Mask 3 Register [15:8]	
0x3C To	0x3C - 0x3D	0x3C 0x3D	Reserved	Don't Care	None	
0x3F	0x3E - 0x3F	0x3E 0x3F	TRESCIVEN	Doint Gale		
0x40 to	0x40 - 0x41	0x40 0x41	WF1CRC0	0x0000	Wakeup Frame 1 CRC0 Register [7:0] Wakeup Frame 1 CRC0 Register [15:8]	
0x43	0x42 - 0x43	0x42 0x43	WF1CRC1	0x0000	Wakeup Frame 1 CRC1 Register [7:0] Wakeup Frame 1 CRC1 Register [15:8]	
0x44 to	0x44 - 0x45	0x44 0x45	WF1BM0	0x0000	Wakeup Frame 1 Byte Mask 0 Register [7:0] Wakeup Frame 1 Byte Mask 0 Register [15:8]	
0x47	0x46 - 0x47	0x46 0x47	WF1BM1	0x0000	Wakeup Frame 1 Byte Mask 1 Register [7:0] Wakeup Frame 1 Byte Mask 1 Register [15:8]	

I/O Re	egister Offset Loo	ation	Register	Default	Description	
32-Bit 16-Bit 8-Bit		8-Bit	Name	Value	Description	
0x48 to	0x48 - 0x49	0x48 0x49	WF1BM2	0x0000	Wakeup Frame 1 Byte Mask 2 Register [7:0] Wakeup Frame 1 Byte Mask 2 Register [15:8]	
0x4B	0x4A - 0x4B	0x4A 0x4B	WF1BM3	0x0000	Wakeup Frame 1 Byte Mask 3 Registe [7:0] Wakeup Frame 1 Byte Mask 3 Registe [15:8]	
0x4C	0x4C - 0x4D	0x4C 0x4D	- Reserved	Don't Care	None	
to 0x4F	0x4E - 0x4F	0x4E 0x4F	Reserved	Dont Cale	None	
0x50 to	0x50 - 0x51	0x50 0x51	WF2CRC0	0x0000	Wakeup Frame 2 CRC0 Register [7:0] Wakeup Frame 2 CRC0 Register [15:8	
0x53	0x52 - 0x53	0x52 0x53	WF2CRC1	0x0000	Wakeup Frame 2 CRC1 Register [7:0] Wakeup Frame 2 CRC1 Register [15:8	
0x54	0x54 - 0x55	0x54 0x55	WF2BM0	0x0000	Wakeup Frame 2 Byte Mask 0 Registe [7:0] Wakeup Frame 2 Byte Mask 0 Registe [15:8]	
to 0x57	0x56 - 0x57	0x56 0x57	WF2BM1	0x0000	Wakeup Frame 2 Byte Mask 1 Registe [7:0] Wakeup Frame 2 Byte Mask 1 Registe [15:8]	
0x58	0x58 - 0x59	0x58 0x59	WF2BM2	0x0000	Wakeup Frame 2 Byte Mask 2 Registe [7:0] Wakeup Frame 2 Byte Mask 2 Registe [15:8]	
to 0x5B	0x5A - 0x5B	0x5A 0x5B	WF2BM3	0x0000	Wakeup Frame 2 Byte Mask 3 Registe [7:0] Wakeup Frame 2 Byte Mask 3 Registe [15:8]	
0x5C to	0x5C - 0x5D	0x5C 0x5D	Reserved	Don't Care	None	
0x5F	0x5E - 0x5F	0x5E 0x5F	Reserved	Dont Cale		
0x60 to	0x60 - 0x61	0x60 0x61	WF3CRC0	0x0000	Wakeup Frame 3 CRC0 Register [7:0] Wakeup Frame 3 CRC0 Register [15:8	
0x63	0x62 - 0x63	0x62 0x63	WF3CRC1	0x0000	Wakeup Frame 3 CRC1 Register [7:0] Wakeup Frame 3 CRC1 Register [15:8	
0x64	0x64 - 0x65	0x64 0x65	WF3BM0	0x0000	Wakeup Frame 3 Byte Mask 0 Registe [7:0] Wakeup Frame 3 Byte Mask 0 Registe [15:8]	
to 0x67	0x66 - 0x67	0x66 0x67	WF3BM1	0x0000	Wakeup Frame 3 Byte Mask 1 Registe [7:0] Wakeup Frame 3 Byte Mask 1 Registe [15:8]	

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

I/O Register Offset Location		Register	Default	Description	
32-Bit	16-Bit	8-Bit	Name	Value	Description
0x68 to	0x68 - 0x69	0x68 0x69	WF3BM2	0x0000	Wakeup Frame 3 Byte Mask 2 Register [7:0] Wakeup Frame 3 Byte Mask 2 Register [15:8]
0x6B	0x6A - 0x6B	0x6A 0x6B	WF3BM3	0x0000	Wakeup Frame 3 Byte Mask 3 Register [7:0] Wakeup Frame 3 Byte Mask 3 Register [15:8]
0x6C to	0x6C - 0x6D	0x6C 0x6D	- Reserved	Don't Care	None
0x6F	0x6E - 0x6F	0x6E 0x6F	Reserved	Dont Cale	None
0x70 to	0x70 - 0x71	0x70 0x71	TXCR	0x0000	Transmit Control Register [7:0] Transmit Control Register [15:8]
0x73	0x72 - 0x73	0x72 0x73	TXSR	0x0000	Transmit Status Register [7:0] Transmit Status Register [15:8]
0x74	0x74 - 0x75	0x74 0x75	RXCR1	0x0800	Receive Control Register 1 [7:0] Receive Control Register 1 [15:8]
to 0x77	0x76 - 0x77	0x76 0x77	RXCR2	0x0004	Receive Control Register 2 [7:0] Receive Control Register 2 [15:8]
0x78	0x78 - 0x79	0x78 0x79	TXMIR	0x0000	TXQ Memory Information Register [7:0] TXQ Memory Information Register [15:8
to 0x7B	0x7A - 0x7B	0x7A 0x7B	Reserved	Don't Care	None
0x7C to	0x7C - 0x7D	0x7C 0x7D	RXFHSR	0x0000	Receive Frame Header Status Register [7:0] Receive Frame Header Status Register [15:8]
0x7F	0x7E - 0x7F	0x7E 0x7F	RXFHBCR	0x0000	Receive Frame Header Byte Count Reg ister [7:0] Receive Frame Header Byte Count Reg ister [15:8]
0x80	0x80 - 0x81	0x80 0x81	TXQCR	0x0000	TXQ Command Register [7:0] TXQ Command Register [15:8]
to 0x83	0x82 - 0x83	0x82 0x83	RXQCR	0x0000	RXQ Command Register [7:0] RXQ Command Register [15:8]
0x84 to	0x84 - 0x85	0x84 0x85	TXFDPR	0x0000	TX Frame Data Pointer Register [7:0] TX Frame Data Pointer Register [15:8]
0x87	0x86 - 0x87	0x86 0x87	RXFDPR	0x0000	RX Frame Data Pointer Register [7:0] RX Frame Data Pointer Register [15:8]
0x88 to	0x88 - 0x89	0x88 0x89	- Reserved	Don't Care	None
0x8B	0x8A - 0x8B	0x8A 0x8B	I LESCIVEU	Dont Cale	

I/O Re	I/O Register Offset Location			Default	<b>D</b> escription	
32-Bit	32-Bit 16-Bit 8-B		Register Name	Value	Description	
0x8C to	0x8C - 0x8D	0x8C 0x8D	RXDTTR	[15:8]		
0x8F	0x8E - 0x8F	0x8E 0x8F	RXDBCTR	0x0000	RX Data Byte Count Threshold Register [7:0] RX Data Byte Count Threshold Register [15:8]	
0x90 to	0x90 - 0x91	0x90 0x91	IER	0x0000	Interrupt Enable Register [7:0] Interrupt Enable Register [15:8]	
0x93	0x92 - 0x93	0x92 0x93	ISR	0x0300	Interrupt Status Register [7:0] Interrupt Status Register [15:8]	
0x94 to	0x94 - 0x95	0x94 0x95	- Reserved	Don't Care	None	
0x97	0x96 - 0x97	0x96 0x97	Reserved	Dont Care	None	
0x98 to	0x98 - 0x99	0x98 0x99	Reserved	Don't Care	None	
0x9B	0x9A - 0x9B	0x9A 0x9B	Reserved			
0x9C to	0x9C - 0x9D	0x9C 0x9D	RXFCTR	0x0000	RX Frame Count & Threshold Register [7:0] RX Frame Count & Threshold Register [15:8]	
0x9F	0x9E - 0x9F	0x9E 0x9F	TXNTFSR	0x0000	TX Next Total Frames Size Register [7:0] TX Next Total Frames Size Register [15:8]	
0xA0 to	0xA0 - 0xA1	0xA0 0xA1	MAHTR0	0x0000	MAC Address Hash Table Register 0 [7:0] MAC Address Hash Table Register 0 [15:8]	
0xA3	0xA2 - 0xA3	0xA2 0xA3	MAHTR1	0x0000	MAC Address Hash Table Register 1 [7:0] MAC Address Hash Table Register 1 [15:8]	
0xA4	0xA4 - 0xA5	0xA4 0xA5	MAHTR2	0x0000	MAC Address Hash Table Register 2 [7:0] MAC Address Hash Table Register 2 [15:8]	
to 0xA7	0xA6 - 0xA7	0xA6 0xA7	MAHTR3	0x0000	MAC Address Hash Table Register 3 [7:0] MAC Address Hash Table Register 3 [15:8]	
0xA8	0xA8 - 0xA9	0xA8 0xA9	Depertured	Don't Coro	Nero	
to 0xAB	0xAA - 0xAB	0xAA 0xAB	- Reserved	Don't Care	None	
0xAC to	0xAC - 0xAD	0xAC 0xAD	- Reserved	Don't Care	None	
0xAF	0xAE - 0xAF	0xAE 0xAF	Reserved	Dont Cale		

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

I/O R	I/O Register Offset Location		Register	Default	Description	
32-Bit	16-Bit	8-Bit	Name	Value	Description	
0xB0 to	0xB0 - 0xB1	0xB0 0xB1	FCLWR	0x0500	Flow Control Low Watermark Register [7:0] Flow Control Low Watermark Register [15:8]	
0xB3	0xB2 - 0xB3	0xB2 0xB3	FCHWR	0x0300	Flow Control High Watermark Register [7:0] Flow Control High Watermark Register [15:8]	
0xB4 to 0xB7	0xB4 - 0xB5	0xB4 0xB5	FCOWR	0x0040	Flow Control Overrun Watermark Register [7:0] Flow Control Overrun Watermark Register [15:8]	
UXD7	0xB6 - 0xB7	0xB6 0xB7	Reserved	Don't Care	None	
0xB8 to	0xB8 - 0xB9	0xB8 0xB9	- Reserved	Don't Care	None	
0xBB	0xBA - 0xBB	0xBA 0xBB	Reserved	Dontoarc		
0xBC to	0xBC - 0xBD	0xBC 0xBD	- Reserved	Don't Care	None	
0xBF	0xBE - 0xBF	0xBE 0xBF		Boint Guid		
0xC0 to	0xC0 - 0xC1	0xC0 0xC1	CIDER	0x8870	Chip ID and Enable Register [7:0] Chip ID and Enable Register [15:8]	
0xC3	0xC2 - 0xC3	0xC2 0xC3	Reserved	Don't Care	None	
0xC4 to	0xC4 - 0xC5	0xC4 0xC5	Reserved	Don't Care	None	
0xC7	0xC6 - 0xC7	0xC6 0xC7	CGCR	0x0835	Chip Global Control Register [7:0] Chip Global Control Register [15:8]	
0xC8 to	0xC8 - 0xC9	0xC8 0xC9	IACR	0x0000	Indirect Access Control Register [7:0] Indirect Access Control Register [15:8]	
0xCB	0xCA - 0xCB	0xCA 0xCB	Reserved	Don't Care	None	
0xCC to	0xCC - 0xCD	0xCC 0xCD	- Reserved	Don't Care	None	
0xCF	0xCE - 0xCF	0xCE 0xCF	Reserved	Dont Care		
0xD0	0xD0 - 0xD1	0xD0 0xD1	IADLR	0x0000	Indirect Access Data Low Register [7:0] Indirect Access Data Low Register [15:8]	
to 0xD3	0xD2 - 0xD3	0xD2 0xD3	IADHR	0x0000	Indirect Access Data High Register [7:0] Indirect Access Data High Register [15:8]	
0xD4 to	0xD4 - 0xD5	0xD4 0xD5	PMECR	0x0080	Power Management Event Control Register [7:0] Power Management Event Control Register [15:8]	
0xD7	0xD6 - 0xD7	0xD6 0xD7	GSWUTR	0X080C	Go-Sleep & Wake-Up Time Register [7:0] Go-Sleep & Wake-Up Time Register [15:8]	

I/O R	egister Offset Lo	cation	Register	Default	Description	
32-Bit	16-Bit	8-Bit	Name	Value	Description	
0xD8 to	0xD8 - 0xD9	0xD8 0xD9	PHYRR	0x0000	PHY Reset Register [7:0] PHY Reset Register [15:8]	
0xDB	0xDA - 0xDB	0xDA 0xDB	Reserved	Don't Care	None	
0xDC to	0xDC - 0xDD	0xDC 0xDD	Reserved	Don't Care	None	
0xDF	0xDE - 0xDF	0xDE 0xDF				
0xE0 to	0xE0 - 0xE1	0xE0 0xE1	Reserved	Don't Care	None	
0xE3	0xE2 - 0xE3	0xE2 0xE3				
0xE4 to	0xE4 - 0xE5	0xE4 0xE5	P1MBCR	0x3120	PHY 1 MII-Register Basic Control Register [7:0] PHY 1 MII-Register Basic Control Register [15:8]	
0xE7	0xE6 - 0xE7	0xE6 0xE7	P1MBSR	0x7808	PHY 1 MII-Register Basic Status Register [7:0] PHY 1 MII-Register Basic Status Register [15:8]	
0xE8 to	0xE8 - 0xE9	0xE8 0xE9	PHY1ILR	0x1430	PHY 1 PHY ID Low Register [7:0] PHY 1 PHY ID Low Register [15:8]	
0xEB	0xEA - 0xEB	0xEA 0xEB	PHY1IHR	0x0022	PHY 1 PHY ID High Register [7:0] PHY 1 PHY ID High Register [15:8]	
0xEC to	0xEC - 0xED	0xEC 0xED	P1ANAR	0x05E1	PHY 1 Auto-Negotiation Advertisement Register [7:0] PHY 1 Auto-Negotiation Advertisement Register [15:8]	
0xEF	0xEE - 0xEF	0xEE 0xEF	P1ANLPR	0x0001	PHY 1 Auto-Negotiation Link Partner Ability Register [7:0] PHY 1 Auto-Negotiation Link Partner Ability Register [15:8]	
0xF0 to	0xF0 - 0xF1	0xF0 0xF1	Reserved	Don't Care	None	
0xF3	0xF2 - 0xF3	0xF2 0xF3		201110010		
0xF4 to 0xF7	0xF4 - 0xF5	0xF4 0xF5	P1SCLMD	0x0000	Port 1 PHY Special Control/Status, LinkMD <sup>®</sup> [7:0] Port 1 PHY Special Control/Status, LinkMD <sup>®</sup> [15:8]	
	0xF6 - 0xF7	0xF6 0xF7	P1CR	0x00FF	Port 1 Control Register [7:0] Port 1 Control Register [15:8]	
0xF8 to	0xF8 - 0xF9	0xF8 0xF9	P1SR	0x8080	Port 1 Status Register [7:0] Port 1 Status Register [15:8]	
0xFB	0xFA - 0xFB	0xFA 0xFB	Reserved	Don't Care	None	
0xFC to	0xFC - 0xFD	0xFC 0xFD	Reserved	Don't Care	None	
0xFF	0xFE - 0xFF	0xFE 0xFF		Dontoale		

# TABLE 4-1: INTERNAL I/O REGISTERS SPACE MAPPING (CONTINUED)

# 4.2 Register Map: MAC, PHY, and QMU

Do not write to bit values or to registers defined as Reserved. Manipulating reserved bits or registers causes unpredictable and often fatal results. If the user wants to write to these reserved bits, the user has to read back these reserved bits (RO or RW) first, then "OR" with the read value of the reserved bits and write back to these reserved bits.

Bit Type Definition

- RO = Read only.
- WO = Write only.
- RW = Read/Write.
- W1C = Write 1 to Clear (writing an "1" to clear this bit).

#### 0x00 - 0x05: Reserved

#### Bus Error Status Register (0x06 - 0x07): BESR

This register flags the different kinds of errors on the host bus.

### TABLE 4-2: BUS ERROR STATUS REGISTER (0X06 – 0X07)

Bit	R/W	Description	Default
15	RO (W1C)	<ul> <li>IBEC Illegal Byte Enable Combination</li> <li>1: illegal byte enable combination occurs. The illegal combination value can be found from bit 14 to bit 11.</li> <li>0: legal byte enable combination.</li> <li>Write 1 to clear this bit.</li> </ul>	0
14-11	RO	IBECV Illegal Byte Enable Combination Value Bit 14: byte enable 3. Bit 13: byte enable 2. Bit 12: byte enable 1. Bit 11: byte enable 0. This value is valid only when bit 15 is set to 1.	_
10-0	RO	Reserved	_

#### Chip Configuration Register (0x08 – 0x09): CCR

This register indicates the chip configuration mode based on strapping and bonding options.

### TABLE 4-3: CHIP CONFIGURATION REGISTER (0X08 – 0X09)

Bit	R/W	Description	Default
15-11	RO	Reserved	—
10	RO	Bus Endian mode The EESK (pin 29) value is latched into this bit druing power-up/reset. 0: Bus in Big Endian mode, 1: Bus in Little Endian mode.	—
9	RO	EEPROM presence The EEEN (pin 26) value is latched into this bit during power-up/reset. 0: No external EEPROM, 1: Use external EEPROM.	—
8	RO	Reserved	0
7	RO	<ul> <li>8-Bit data bus width</li> <li>This bit value is loaded from either EEPROM or EEDI (pin 30, without EEPROM).</li> <li>0: Not in 8-bit bus mode operation, 1: In 8-bit bus mode operation.</li> </ul>	—
6	RO	<ul> <li>16-Bit data bus width</li> <li>This bit value is loaded from either EEPROM or EEDI (pin 30, without EEPROM)</li> <li>0: Not in 16-bit bus mode operation, 1: In 16-bit bus mode operation.</li> </ul>	—
5	RO	32-Bit data bus width This bit is set when uses KSZ8851-32MQL device. 0: Not in 32-bit bus mode operation, 1: In 32-bit bus mode operation.	—
4	RO	Reserved	0

Bit	R/W	Description	Default
3	RO	128-Pin Chip Package To indicate chip package is 128-pin. 0: No, 1: Yes.	_
2	RO	Reserved	0
1	RO	Reserved	0
0	RO	Reserved	0

# TABLE 4-3: CHIP CONFIGURATION REGISTER (0X08 – 0X09) (CONTINUED)

#### 0x0A – 0x0F: Reserved

#### Host MAC Address Registers: MARL, MARM, and MARH

These Host MAC address registers are loaded starting at word location 0x1 of the EEPROM upon hardware reset. The software driver can read or write these registers value, but it will not modify the original Host MAC address value in the EEPROM. These six bytes of Host MAC address in external EEPROM are loaded to these three registers as mapping below:

- MARL[15:0] = EEPROM 0x1 (MAC Byte 2 and 1)
- MARM[15:0] = EEPROM 0x2 (MAC Byte 4 and 3)
- MARH[15:0] = EEPROM 0x3 (MAC Byte 6 and 5)

- MARL[15:0] = 0x89AB
- MARM[15:0] = 0x4567
- MARH[15:0] = 0x0123

### Host MAC Address Register Low (0x10 – 0x11): MARL

The following table shows the register bit fields for Low word of Host MAC address.

### TABLE 4-4: HOST MAC ADDRESS REGISTER LOW (0X10 – 0X11)

Bit	R/W	Description	Default
15-0	RW	MARL MAC Address Low	—
		The least significant word of the MAC address.	

### Host MAC Address Register Middle (0x12 - 0x13): MARM

The following table shows the register bit fields for middle word of Host MAC address.

### TABLE 4-5:HOST MAC ADDRESS REGISTER MIDDLE (0X12 – 0X13)

Bit	R/W	Description	Default
15-0	RW	MARM MAC Address Middle	—
		The middle word of the MAC address.	

#### Host MAC Address Register High (0x14 - 0x15): MARH

The following table shows the register bit fields for high word of Host MAC address.

#### TABLE 4-6:HOST MAC ADDRESS REGISTER HIGH (0X14 – 0X15)

Bit	R/W	Description	Default
15-0	RW	MARH MAC Address High The most significant word of the MAC address.	—

#### 0x16 - 0x1F: Reserved

#### On-Chip Bus Control Register (0x20 – 0x21): OBCR

This register controls the on-chip bus clock speed for the KSZ8851M. The default of the on-chip bus clock speed is 125 MHz. When the external host CPU is running at a higher clock rate, the on-chip bus should be adjusted for the best performance.

### TABLE 4-7:ON-CHIP BUS CONTROL REGISTER (0X20 – 0X21)

Bit	R/W	Description	Default
15-7	RO	Reserved	—
6	RW	Output Pin Drive Strength Bi-directional or output pad drive strength selection. 0: 8 mA 1: 16 mA	0
5-3	RO	Reserved	0x0
2	RW	On-Chip Bus Clock Selection 0: 125 MHz (default setting is divided by 1, Bit[1:0]=00) 1: N/A (reserved)	0
1-0	RW	On-Chip Bus Clock Divider Selection 00: Divided by 1. 01: Divided by 2. 10: Divided by 3. 11: N/A (reserved). For example to control the bus clock speed as below: If Bit 2 = 0 and this value is set 00 to select 125 MHz. If Bit 2 = 0 and this value is set 01 to select 62.5 MHz.	0x0

#### EEPROM Control Register (0x22 - 0x23): EEPCR

To support an external EEPROM, tie the EEPROM Enable (EEEN) pin to High; otherwise, tie it to Low. If an external EEPROM is not used, the software programs the host MAC address. If an EEPROM is used in the design (EEPROM Enable pin to High), the chip host MAC address is loaded from the EEPROM immediately after reset. The KSZ8851M allows the software to access (read and write) the EEPROM directly; that is, the EEPROM access timing can be fully controlled by the software if the EEPROM Software Access bit is set.

### TABLE 4-8:EEPROM CONTROL REGISTER (0X22 – 0X23)

Bit	R/W	Description	Default
15-5	RO	Reserved.	—
4	RW	EESA EEPROM Software Access 1: enable software to access EEPROM through bit 3 to bit 0. 0: disable software to access EEPROM.	0

Bit	R/W	Description	Default
3	RO	EESB EEPROM Status Bit Data Receive from EEPROM. This bit directly reads the EEDI pin.	—
2-0	RW	EECB EEPROM Control Bits Bit 2: Data Transmit to EEPROM. This bit directly controls the device's EEDO pin. Bit 1: Serial Clock. This bit directly controls the device's EESK pin. Bit 0: Chip Select for EEPROM. This bit directly controls the device's EECS pin.	0x0

# TABLE 4-8: EEPROM CONTROL REGISTER (0X22 – 0X23) (CONTINUED)

### Memory BIST Info Register (0x24 - 0x25): MBIR

This register indicates the built-in self-test result for both TX and RX memories after power-up/reset.

Bit	R/W	Description	Default
-			
15-13	RO	Reserved	0x0
12	RO	TXMBF TX Memory BIST Test Finish When set, it indicates the Memory Built In Self Test completion for the TX Memory.	—
11	RO	TXMBFA TX Memory BIST Test Fail When set, it indicates the TX Memory Built In Self Test has failed.	_
10-8	RO	TXMBFC TX Memory BIST Test Fail Count To indicate the TX Memory Built In Self Test failed count	—
7-5	RO	Reserved	_
4	RO	RXMBF RX Memory BIST Finish When set, it indicates the Memory Built In Self Test completion for the RX Memory.	_
3	RO	RXMBFA RX Memory BIST Fail When set, it indicates the RX Memory Built In Self Test has failed.	—
2-0	RO	RXMBFC RX Memory BIST Test Fail Count To indicate the RX Memory Built In Self Test failed count.	_

# TABLE 4-9: MEMORY BIST INFO REGISTER (0X24 – 0X25)

# Global Reset Register (0x26 - 0x27): GRR

This register controls the global and QMU reset functions with information programmed by the CPU.

# TABLE 4-10: GLOBAL RESET REGISTER (0X26 – 0X27)

Bit	R/W	Description	Default
15-2	RO	Reserved	0x0000
1	RW	<ul> <li>QMU Module Soft Reset</li> <li>1: Software reset is active to clear both TXQ and RXQ memories.</li> <li>0: Software reset is inactive.</li> <li>QMU software reset will flush out all TX/RX packet data inside the TXQ and RXQ memories and reset all QMU registers to default value.</li> </ul>	0
0	RW	<ul> <li>Global Soft Reset</li> <li>1: Software reset is active.</li> <li>0: Software reset is inactive.</li> <li>Global software reset will affect PHY, MAC, QMU, DMA, and the switch core, all registers value are set to default value.</li> </ul>	0

0x28 - 0x29: Reserved

### Wakeup Frame Control Register (0x2A - 0x2B): WFCR

This register holds control information programmed by the CPU to control the wake up frame function.

Bit	R/W	Description	Default
15-8	RO	Reserved	0x00
7	RW	MPRXE Magic Packet RX Enable When set, it enables the magic packet pattern detection. When reset, the magic packet pattern detection is disabled.	0
6-4	RO	Reserved	0x0
3	RW	WF3E Wake up Frame 3 Enable When set, it enables the Wake up frame 3 pattern detection. When reset, the Wake up frame 3 pattern detection is disabled.	0
2	RW	WF2E Wake up Frame 2 Enable When set, it enables the Wake up frame 2 pattern detection. When reset, the Wake up frame 2 pattern detection is disabled.	0
1	RW	WF1E Wake up Frame 1 Enable When set, it enables the Wake up frame 1 pattern detection. When reset, the Wake up frame 1 pattern detection is disabled.	0
0	RW	WF0E Wake up Frame 0 Enable When set, it enables the Wake up frame 0 pattern detection. When reset, the Wake up frame 0 pattern detection is disabled.	0

# TABLE 4-11: WAKEUP FRAME CONTROL REGISTER (0X2A – 0X2B)

### 0x2C - 0x2F: Reserved

# Wakeup Frame 0 CRC0 Register (0x30 – 0x31): WF0CRC0

This register contains the expected CRC values of the Wake up frame 0 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the wake up byte mask registers.

# TABLE 4-12:WAKEUP FRAME 0 CRC0 REGISTER (0X30 – 0X31)

Bit	R/W	Description	Default
15-0	RW	WF0CRC0 Wake up Frame 0 CRC (lower 16 bits) The expected CRC value of a Wake up frame 0 pattern.	0x0000

### Wakeup Frame 0 CRC1 Register (0x32 – 0x33): WF0CRC1

This register contains the expected CRC values of the Wake up frame 0 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the wake up byte mask registers.

# TABLE 4-13: WAKEUP FRAME 0 CRC1 REGISTER (0X32 – 0X33)

Bit	R/W	Description	Default
15-0	RW	WF0CRC1 Wake up Frame 0 CRC (upper 16 bits). The expected CRC value of a Wake up frame 0 pattern.	0x0000

#### Wakeup Frame 0 Byte Mask 0 Register (0x34 - 0x35): WF0BM0

This register contains the first 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the first byte of the Wake up frame 0, setting bit 15 selects the 16th byte of the Wake up frame 0.

Bit	R/W	Description	Default
15-0	RW	WF0BM0	0x0000
		Wake up Frame 0 Byte Mask 0	
		The first 16 bytes mask of a Wake up frame 0 pattern.	

#### Wakeup Frame 0 Byte Mask 1 Register (0x36 – 0x37): WF0BM1

This register contains the next 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the 17th byte of the Wake up frame 0. Setting bit 15 selects the 32nd byte of the Wake up frame 0.

#### TABLE 4-15: WAKEUP FRAME 0 BYTE MASK 1 REGISTER (0X36 – 0X37)

Bit	R/W	Description	Default
15-0	RW	WF0BM1 Wake up Frame 0 Byte Mask 1. The next 16 bytes mask covering bytes 17 to 32 of a Wake up frame 0 pattern.	0x0000

#### Wakeup Frame 0 Byte Mask 2 Register (0x38 – 0x39): WF0BM2

This register contains the next 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the 33rd byte of the Wake up frame 0. Setting bit 15 selects the 48th byte of the Wake up frame 0.

#### TABLE 4-16: WAKEUP FRAME 0 BYTE MASK 2 REGISTER (0X38 – 0X39)

Bit	R/W	Description	Default
15-0	RW	WF0BM2 Wake-up Frame 0 Byte Mask 2. The next 16 bytes mask covering bytes 33 to 48 of a Wake-up frame 0 pattern.	0x0000

#### Wakeup Frame 0 Byte Mask 3 Register (0x3A – 0x3B): WF0BM3

This register contains the last 16 bytes mask values of the Wake up frame 0 pattern. Setting bit 0 selects the 49th byte of the Wake up frame 0. Setting bit 15 selects the 64th byte of the Wake up frame 0.

### TABLE 4-17: WAKEUP FRAME 0 BYTE MASK 3 REGISTER (0X3A – 0X3B)

Bit	R/W	Description	Default
15-0	RW	WF0BM3 Wake-up Frame 0 Byte Mask 3. The last 16 bytes mask covering bytes 49 to 64 of a Wake-up frame 0 pattern.	0x0000

#### 0x3C - 0x3F: Reserved

#### Wakeup Frame 1 CRC0 Register (0x40 – 0x41): WF1CRC0

This register contains the expected CRC values of the Wake up frame 1 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard; it is taken over the bytes specified in the wake up byte mask registers.

 TABLE 4-18:
 WAKEUP FRAME 1 CRC0 REGISTER (0X40 – 0X41)

Bit	R/W	Description	Default
15-0	RW	WF1CRC0	0x0000
		Wake-up frame 1 CRC (lower 16 bits). The expected CRC value of a Wake-up frame 1 pattern.	

#### Wakeup Frame 1 CRC1 Register (0x42 - 0x43): WF1CRC1

This register contains the expected CRC values of the Wake up frame 1 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the wake up byte mask registers.

### TABLE 4-19: WAKEUP FRAME 1 CRC1 REGISTER (0X42 – 0X43)

В	lit	R/W	Description	Default
15	5-0	RW	WF1CRC1 Wake-up frame 1 CRC (upper 16 bits). The expected CRC value of a Wake-up frame 1 pattern.	0x0000

#### Wakeup Frame 1 Byte Mask 0 Register (0x44 - 0x45): WF1BM0

This register contains the first 16 bytes mask values of the Wake up frame 1 pattern. Setting bit 0 selects the first byte of the Wake up frame 1, setting bit 15 selects the 16th byte of the Wake up frame 1.

#### TABLE 4-20: WAKEUP FRAME 1 BYTE MASK 0 REGISTER (0X44 – 0X45)

Bit	R/W	Description	Default
15-0	RW	WF1BM0 Wake-up frame 1 Byte Mask 0. The first 16 bytes mask of a Wake-up frame 1 pattern.	0x0000

#### Wakeup Frame 1 Byte Mask 1 Register (0x46 - 0x47): WF1BM1

This register contains the next 16 bytes mask values of the Wake up frame 1 pattern. Setting bit 0 selects the 17th byte of the Wake up frame 1. Setting bit 15 selects the 32nd byte of the Wake up frame 1.

#### TABLE 4-21:WAKEUP FRAME 1 BYTE MASK 1 REGISTER (0X46 – 0X47)

Bit	R/W	Description	Default
15-0	RW	WF1BM1 Wake-up frame 1 Byte Mask 1. The next 16 bytes mask covering bytes 17 to 32 of a Wake-up frame 1 pattern.	0x0000

#### Wakeup Frame 1 Byte Mask 2 Register (0x48 – 0x49): WF1BM2

This register contains the next 16 bytes mask values of the Wake up frame 1 pattern. Setting bit 0 selects the 33rd byte of the Wake up frame 1. Setting bit 15 selects the 48th byte of the Wake up frame 1.

### TABLE 4-22:WAKEUP FRAME 1 BYTE MASK 2 REGISTER (0X48 – 0X49)

Bit	R/W	Description	Default
15-0	RW	WF1BM2 Wake-up frame 1 Byte Mask 2. The next 16 bytes mask covering bytes 33 to 48 of a Wake-up frame 1 pattern.	0x0000

#### Wakeup Frame 1 Byte Mask 3 Register (0x4A – 0x4B): WF1BM3

This register contains the last 16 bytes mask values of the Wake up frame 1 pattern. Setting bit 0 selects the 49th byte of the Wake up frame 1. Setting bit 15 selects the 64th byte of the Wake up frame 1.

# TABLE 4-23: WAKEUP FRAME 1 BYTE MASK 3 REGISTER (0X4A – 0X4B)

Bit	R/W	Description	Default
15-0	RW	WF1BM3 Wake-up frame 1 Byte Mask 3. The last 16 bytes mask covering bytes 49 to 64 of a Wake-up frame 1 pattern.	0x0000

#### 0x4C - 0x4F: Reserved

### Wakeup Frame 2 CRC0 Register (0x50 – 0x51): WF2CRC0

This register contains the expected CRC values of the Wake up frame 2 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the wake up byte mask registers.

# TABLE 4-24: WAKEUP FRAME 2 CRC0 REGISTER (0X50 – 0X51)

Bit	R/W	Description	Default
15-0	RW	WF2CRC0 Wake-up frame 2 CRC (lower 16 bits). The expected CRC value of a Wake-up frame 2 pattern.	0x0000

#### Wakeup Frame 2 CRC1 Register (0x52 - 0x53): WF2CRC1

This register contains the expected CRC values of the wake-up frame 2 pattern.

The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the wake up byte mask registers.

# TABLE 4-25: WAKEUP FRAME 2 CRC1 REGISTER (0X52 – 0X53)

Bit	R/W	Description	Default
15-0	R/W	WF2CRC1 Wake-up frame 2 CRC (upper 16 bits). The expected CRC value of a Wake-up frame 2 pattern.	0x0000

#### Wakeup Frame 2 Byte Mask 0 Register (0x54 - 0x55): WF2BM0

This register contains the first 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the first byte of the Wake up frame 2, setting bit 15 selects the 16th byte of the Wake up frame 2.

### TABLE 4-26: WAKEUP FRAME 2 BYTE MASK 0 REGISTER (0X54 – 0X55)

Bit	R/W	Description	Default
15-0	R/W	WF2BM0 Wake-up frame 2 Byte Mask 0. The first 16 bytes mask of a Wake-up frame 2 pattern.	0x0000

#### Wakeup Frame 2 Byte Mask 1 Register (0x56 – 0x57): WF2BM1

This register contains the next 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 17th byte of the Wake up frame 2. Setting bit 15 selects the 32nd byte of the Wake up frame 2.

# TABLE 4-27: WAKEUP FRAME 2 BYTE MASK 1 REGISTER (0X56 – 0X57)

Bit	R/W	Description	Default
15-0	RW	WF2BM1 Wake-up frame 2 Byte Mask 1. The next 16 bytes mask covering bytes 17 to 32 of a Wake-up frame 2 pattern.	0x0000

#### Wakeup Frame 2 Byte Mask 2 Register (0x58 – 0x59): WF2BM2

This register contains the next 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 33rd byte of the Wake up frame 2. Setting bit 15 selects the 48th byte of the Wake up frame 2.

### TABLE 4-28: WAKEUP FRAME 2 BYTE MASK 2 REGISTER (0X58 – 0X59)

Bit	R/W	Description	Default
15-0	RW	WF2BM2	0
		Wake-up frame 2 Byte Mask 2. The next 16 bytes mask covering bytes 33 to 48 of a Wake-up frame 2 pattern.	

#### Wakeup Frame 2 Byte Mask 3 Register (0x5A - 0x5B): WF2BM3

This register contains the last 16 bytes mask values of the Wake up frame 2 pattern. Setting bit 0 selects the 49th byte of the Wake up frame 2. Setting bit 15 selects the 64th byte of the Wake up frame 2.

<b>TABLE 4-29:</b>	WAKEUP FRAME 2 BYTE MASK 3 REGISTER (0X5A – 0X5B)	

Bit	R/W	Description	Default
15-0	RW	WF2BM3 Wake-up frame 2 Byte Mask 3. The last 16 bytes mask covering bytes 49 to 64 of a Wake-up frame 2 pattern.	0

#### 0x5C – 0x5F: Reserved

#### Wakeup Frame 3 CRC0 Register (0x60 – 0x61): WF3CRC0

This register contains the expected CRC values of the Wake up frame 3 pattern. The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the wake-up byte mask registers.

#### TABLE 4-30: WAKEUP FRAME 3 CRC0 REGISTER (0X60 – 0X61)

Bit	R/W	Description	Default
15-0	RW	WF3CRC0 Wake-up frame 3 CRC (lower 16 bits). The expected CRC value of a Wake up frame 3 pattern.	0

#### Wakeup Frame 3 CRC1 Register (0x62 – 0x63): WF3CRC1

This register contains the expected CRC values of the Wake up frame 3 pattern. The value of the CRC calculated is based on the IEEE 802.3 Ethernet standard, it is taken over the bytes specified in the wake-up byte mask registers.

#### TABLE 4-31:WAKEUP FRAME 3 CRC1 REGISTER (0X62 – 0X63)

Bit	R/W	Description	Default
15-0	RW	WF3CRC1 Wake-up frame 3 CRC (upper 16 bits). The expected CRC value of a Wake up frame 3 pattern.	0

#### Wakeup Frame 3 Byte Mask 0 Register (0x64 - 0x65): WF3BM0

This register contains the first 16 bytes mask values of the Wake up frame 3 pattern. Setting bit 0 selects the first byte of the Wake up frame 3, setting bit 15 selects the 16th byte of the Wake up frame 3.

### TABLE 4-32: WAKEUP FRAME 3 BYTE MASK 0 REGISTER (0X64 – 0X65)

Bit	R/W	Description	Default
15-0	RW	WF3BM0 Wake up Frame 3 Byte Mask 0. The first 16 byte mask of a Wake up frame 3 pattern.	0

#### Wakeup Frame 3 Byte Mask 1 Register (0x66 - 0x67): WF3BM1

This register contains the next 16 bytes mask values of the Wake up frame 3 pattern. Setting bit 0 selects the 17th byte of the Wake up frame 3. Setting bit 15 selects the 32nd byte of the Wake up frame 3.

### TABLE 4-33: WAKEUP FRAME 3 BYTE MASK 1 REGISTER (0X66 – 0X67)

Bit	R/W	Description	Default
15-0	RW	WF3BM1 Wake up Frame 3 Byte Mask 1. The next 16 bytes mask covering bytes 17 to 32 of a Wake up frame 3 pattern.	0

#### Wakeup Frame 3 Byte Mask 2 Register (0x68 – 0x69): WF3BM2

This register contains the next 16 bytes mask values of the Wake up frame 3 pattern. Setting bit 0 selects the 33rd byte of the Wake up frame 3. Setting bit 15 selects the 48th byte of the Wake up frame 3.

TABLE 4-34: W	/AKEUP FRAME 3 BYTE MASK 2 REGISTER (0X68 – 0	)X69)
---------------	---	-------

Bit	R/W	Description	Default
15-0	RW	WF3BM2 Wake up Frame 3 Byte Mask 2. The next 16 bytes mask covering bytes 33 to 48 of a Wake up frame 3 pattern.	0

#### Wakeup Frame 3 Byte Mask 3 Register (0x6A - 0x6B): WF3BM3

This register contains the last 16 bytes mask values of the Wake up frame 3 pattern. Setting bit 0 selects the 49th byte of the Wake up frame 3. Setting bit 15 selects the 64th byte of the Wake up frame 3.

#### TABLE 4-35: WAKEUP FRAME 3 BYTE MASK 3 REGISTER (0X6A – 0X6B)

Bit	R/W	Description	Default
15-0	RW	WF3BM3 Wake up Frame 3 Byte Mask 3. The last 16 bytes mask covering bytes 49 to 64 of a Wake up frame 3 pattern.	0

#### 0x6C - 0x6F: Reserved

#### Transmit Control Register (0x70 - 0x71): TXCR

This register holds control information programmed by the CPU to control the QMU transmit module function.

Bit	R/W	Description	Default
15-9	RO	Reserved	_
8	RW	TCGICMP Transmit Checksum Generation for ICMP When this bit is set, The KSZ8851M is enabled to transmit ICMP frame (only for non-fragment frame) checksum generation.	0x0
7	RO	Reserved	0x0
6	RW	TCGTCP Transmit Checksum Generation for TCP When this bit is set, The KSZ8851M is enabled to transmit TCP frame checksum generation.	0x0
5	RW	TCGIP Transmit Checksum Generation for IP When this bit is set, The KSZ8851M is enabled to transmit IP header checksum generation.	0x0
4	RW	FTXQ Flush Transmit Queue When this bit is set, The transmit queue memory is cleared and TX frame pointer is reset. Note: Disable the TXE transmit enable bit[0] first before set this bit, then clear this bit to normal operation.	0x0
3	RW	TXFCE Transmit Flow Control Enable When this bit is set and the KSZ8851M is in full-duplex mode, flow con- trol is enabled. The KSZ8851M transmits a PAUSE frame when the Receive Buffer capacity reaches a threshold level that will cause the buf- fer to overflow. When this bit is set and the KSZ8851M is in half-duplex mode, back- pressure flow control is enabled. When this bit is cleared, no transmit flow control is enabled.	0x0
2	RW	TXPE Transmit Padding Enable When this bit is set, the KSZ8851M automatically adds a padding field to a packet shorter than 64 bytes. Note: Setting this bit requires enabling the add CRC feature (bit1=1) to avoid CRC errors for the transmit packet.	0x0

#### **TABLE 4-36:** TRANSMIT CONTROL REGISTER (0X70 – 0X71)

Bit	R/W	Description	Default
1	RW	TXCE Transmit CRC Enable When this bit is set, the KSZ8851M automatically adds a 32-bit CRC checksum field to the end of a transmit frame.	0x0
0	RW	TXE Transmit Enable When this bit is set, the transmit module is enabled and placed in a run- ning state. When reset, the transmit process is placed in the stopped state after the transmission of the current frame is completed.	0x0

# TABLE 4-36: TRANSMIT CONTROL REGISTER (0X70 – 0X71) (CONTINUED)

#### Transmit Status Register (0x72 - 0x73): TXSR

This register keeps the status of the last transmitted frame.

# TABLE 4-37: TRANSMIT STATUS REGISTER (0X72 – 0X73)

Bit	R/W	Description	Default
15-14	RO	Reserved	0x0
13	RO	TXLC Transmit Late Collision This bit is set when a transmit Late Collision occurs.	0x0
12	RO	TXMC Transmit Maximum Collision This bit is set when a transmit Maximum Collision is reached.	0x0
11-6	RO	Reserved	_
5-0	RO	TXFID Transmit Frame ID This field identifies the transmitted frame. All of the transmit status infor- mation in this register belongs to the frame with this ID.	_

### Receive Control Register 1 (0x74 – 0x75): RXCR1

This register holds control information programmed by the CPU to control the receive function.

# TABLE 4-38:RECEIVE CONTROL REGISTER 1 (0X74 – 0X75)

Bit	R/W	Description	Default
15	RW	FRXQ Flush Receive Queue When this bit is set, The receive queue memory is cleared and RX frame pointer is reset. Note: Disable the RXE receive enable bit[0] first before set this bit, then clear this bit to normal operation.	0x0
14	RW	RXUDPFCC Receive UDP Frame Checksum Check Enable When this bit is set, the KSZ8851M will check for correct UDP checksum for incoming UDP frames. Any received UDP frames with incorrect checksum will be discarded.	0x0
13	RW	RXTCPFCC Receive TCP Frame Checksum Check Enable When this bit is set, the KSZ8851M will check for correct TCP checksum for incoming TCP frames. Any received TCP frames with incorrect checksum will be discarded.	0x0
12	RW	RXIPFCC Receive IP Frame Checksum Check Enable When this bit is set, the KSZ8851M will check for correct IP header checksum for incoming IP frames. Any received IP frames with incorrect checksum will be discarded.	0x0
11	RW	RXPAFMA Receive Physical Address Filtering with MAC Address Enable When this bit is set, this bit enables the RX function to receive physical address that pass the MAC address filtering mechanism (see Address Filtering Scheme table for detail).	0x1

Bit	R/W	Description	Default
10	RW	RXFCE Receive Flow Control Enable When this bit is set and the KSZ8851 is in full-duplex mode, flow control is enabled, and the KSZ8851M will acknowledge a PAUSE frame from the receive interface; i.e., the outgoing packets are pending in the trans- mit buffer until the PAUSE frame control timer expires. This field has no meaning in half-duplex mode and should be programmed to 0. When this bit is cleared, flow control is not enabled.	0x0
9	RW	RXEFE Receive Error Frame Enable When this bit is set, CRC error frames are allowed to be received into the RX queue. When this bit is cleared, all CRC error frames are discarded.	0x0
8	RW	RXMAFMA Receive Multicast Address Filtering with MAC Address Enable When this bit is set, this bit enables the RX function to receive multicast address that pass the MAC address filtering mechanism (see Address Filtering Scheme table for detail).	0x0
7	RW	RXBE Receive Broadcast Enable When this bit is set, the RX module receives all the broadcast frames.	0x0
6	RW	RXME Receive Multicast Enable When this bit is set, the RX module receives all the multicast frames (including broadcast frames).	0x0
5	RW	RXUE Receive Unicast Enable When this bit is set, the RX module receives unicast frames that match the 48-bit Station MAC address of the module.	0x0
4	RW	RXAE Receive All Enable When this bit is set, the KSZ8851M receives all incoming frames, regardless of the frame's destination address (see Address Filtering Scheme table for detail).	0x0
3-2	RW	Reserved	0x0
1	RW	RXINVF Receive Inverse Filtering When this bit is set, the KSZ8851M receives function with address check operation in inverse filtering mode (see Address Filtering Scheme table for detail).	0x0
0	RW	RXE Receive Enable When this bit is set, the RX block is enabled and placed in a running state. When this bit is cleared, the receive process is placed in the stopped state upon completing reception of the current frame.	0x0

# TABLE 4-38: RECEIVE CONTROL REGISTER 1 (0X74 – 0X75) (CONTINUED)

# Receive Control Register 2 (0x76 - 0x77): RXCR2

This register holds control information programmed by the CPU to control the receive function.

# TABLE 4-39: RECEIVE CONTROL REGISTER 2 (0X76 – 0X77)

Bit	R/W	Description	Default
15-5	RO	Reserved	—
4	RW	IUFFP IPv4/IPv6/UDP Fragment Frame Pass When this bit is set, the KSZ8851M will pass the checksum check at receive side for IPv4/IPv6 UDP frame with fragment extension header. When this bit is cleared, the KSZ8851M will perform checksum opera- tion based on configuration and doesn't care whether it's a fragment frame or not.	0x0

# TABLE 4-39: RECEIVE CONTROL REGISTER 2 (0X76 – 0X77)

Bit	R/W	Description	Default
3	RW	RXIUFCEZ Receive IPv4/IPv6/UDP Frame Checksum Equal Zero When this bit is set, the KSZ8851M will pass the filtering for IPv4/IPv6 UDP frame with UDP checksum equal to zero. When this bit is cleared, the KSZ8851M will drop IPv4/IPv6 UDP packet with UDP checksum equal to zero.	0x0
2	RW	UDPLFE UDP Lite Frame Enable When this bit is set, the KSZ8851M will check the checksum at receive side and generate the checksum at transmit side for UDP Lite frame. When this bit is cleared, the KSZ8851M will pass the checksum check at receive side and skip the checksum generation at transmit side for UDP Lite frame.	0x1
1	RW	RXICMPFCC Receive ICMP Frame Checksum Check Enable When this bit is set, the KSZ8851M will check for correct ICMP check- sum for incoming ICMP frames (only for non-fragment frame). Any received ICMP frames with incorrect checksum will be discarded.	0x0
0	RW	RXSAF Receive Source Address Filtering When this bit is set, the KSZ8851M will drop the frame if the source address is same as MAC address in MARL, MARM, MARH registers.	0x0

### TXQ Memory Information Register (0x78 – 0x79): TXMIR

This register indicates the amount of free memory available in the TXQ of the QMU module.

# TABLE 4-40: TXQ MEMORY INFORMATION REGISTER (0X78 – 0X79)

Bit	R/W	Description	Default
15-13	RO	Reserved	—
12-0	RO	TXMA Transmit Memory Available The amount of memory available is represented in units of byte. The TXQ memory is used for both frame payload, control word. Note: Software must be written to ensure that there is enough memory for the next transmit frame including control information before transmit data is written to the TXQ.	_

### 0x7A - 0x7B: Reserved

### Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR

This register indicates the received frame header status information, the received frames are reported in RXFCTR register. This register contains the status information for the frame received and the CPU can read so many times same as the frame count value in the RXFCTR.

# TABLE 4-41: RECEIVE FRAME HEADER STATUS REGISTER (0X7C – 0X7D)

Bit	R/W	Description	Default
15	RO	RXFV Receive Frame Valid When this bit is set, it indicates that the present frame in the receive packet memory is valid. The status information currently in this location is also valid. When clear, it indicates that there is either no pending receive frame or that the current frame is still in the process of receiving.	_
14	RO	Reserved	—
13	RO	RXICMPFCS Receive ICMP Frame Checksum Status When this bit is set, the KSZ8851M received ICMP frame checksum field is incorrect.	—
12	RO	RXIPFCS Receive IP Frame Checksum Status When this bit is set, the KSZ8851M received IP header checksum field is incorrect.	—

TADLL 4-41.		TRAME HEADER STATUS REGISTER (0x7C = 0x7D) (CONTIN	020/
Bit	R/W	Description	Default
11	RO	RXTCPFCS Receive TCP Frame Checksum Status When this bit is set, the KSZ8851M received TCP frame checksum field is incorrect.	_
10	RO	RXUDPFCS Receive UDP Frame Checksum Status When this bit is set, the KSZ8851M received UDP frame checksum field is incorrect.	—
9-8	RO	Reserved	
7	RO	RXBF Receive Broadcast Frame When this bit is set, it indicates that this frame has a broadcast address.	_
6	RO	RXMF Receive Multicast Frame When this bit is set, it indicates that this frame has a multicast address (including the broadcast address).	—
5	RO	RXUF Receive Unicast Frame When this bit is set, it indicates that this frame has a unicast address.	—
4	RO	RXMR Receive MII Error When set, it indicates that there is an MII symbol error on the received frame.	—
3	RO	RXFT Receive Frame Type When this bit is set, it indicates that the frame is an Ethernet-type frame (frame length is greater than 1500 bytes). When clear, it indicates that the frame is an IEEE 802.3 frame. This bit is not valid for runt frames.	_
2	RO	RXFTL Receive Frame Too Long When this bit is set, it indicates that the frame length exceeds the maxi- mum size of 2000 bytes. Frames that are too long are passed to the host only if the pass bad frame bit is set. Note: Frame too long is only a frame length indication and does not cause any frame truncation.	_
1	RO	RXRF Receive Runt Frame When this bit is set, it indicates that a frame was damaged by a collision or had a premature termination before the collision window passed. Runt frames are passed to the host only if the pass bad frame bit is set.	_
0	RO	RXCE Receive CRC Error When this bit is set, it indicates that a CRC error has occurred on the current received frame. CRC error frames are passed to the host only if the pass bad frame bit is set.	_

# TABLE 4-41: RECEIVE FRAME HEADER STATUS REGISTER (0X7C – 0X7D) (CONTINUED)

#### Receive Frame Header Byte Count Register (0x7E – 0x7F): RXFHBCR

This register indicates the received frame header byte count information, the received frames are reported in RXFCTR register. This register contains the total number of bytes information for the frame received and the CPU can read so many times same as the frame count value in the RXFCTR.

### TABLE 4-42: RECEIVE FRAME HEADER BYTE COUNT REGISTER (0X7E – 0X7F)

Bit	R/W	Description	Default
15-12	RO	Reserved	—
11-0	RO	RXBC Receive Byte Count This field indicates the present received frame byte size.	—

# TXQ Command Register (0x80 – 0x81): TXQCR

This register is programmed by the Host CPU to issue a transmit command to the TXQ. The present transmit frame in the TXQ memory is queued for transmit.

Bit	R/W	Description	Default
15-3	RW	Reserved	_
2	RW	AETFE Auto-Enqueue TXQ Frame Enable When this bit is written as 1, the KSZ8851M will enable current all TX frames prepared in the TX buffer are queued to transmit automatically. The bit 0 METFE has to be set 0 when this bit is set to 1 in this register.	0x0
1	RW	TXQMAM TXQ Memory Available Monitor When this bit is written as 1, the KSZ8851M will generate interrupt (bit 6 in ISR register) to CPU when TXQ memory is available based upon the total amount of TXQ space requested by CPU at TXNTFSR (0x9E) reg- ister. Note: This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before set to 1 again.	0x0
0	RW	METFE Manual Enqueue TXQ Frame Enable When this bit is written as 1, the KSZ8851M will enable current TX frame prepared in the TX buffer is queued for transmit, this is only transmit one frame at a time. Note: This bit is self-clearing after the frame is finished transmitting. The software should wait for the bit to be cleared before setting up another new TX frame.	0x0

# TABLE 4-43: TXQ COMMAND REGISTER (0X80 – 0X81)

# RXQ Command Register (0x82 - 0x83): RXQCR

This register is programmed by the Host CPU to issue DMA read or write command to the RXQ and TXQ. This register also is used to control all RX thresholds enable and status.

# TABLE 4-44: RXQ COMMAND REGISTER (0X82 – 0X83)

Bit	R/W	Description	Default
15-13	RW	Reserved	
12	RO	RXDTTS RX Duration Timer Threshold Status When this bit is set, it indicates that RX interrupt is due to the time start at first received frame in RXQ buffer exceeds the threshold set in RX Duration Timer Threshold Register (0x8C, RXDTT). This bit will be updated when write 1 to bit 13 in ISR register.	_
11	RO	RXDBCTS RX Data Byte Count Threshold Status When this bit is set, it indicates that RX interrupt is due to the number of received bytes in RXQ buffer exceeds the threshold set in RX Data Byte Count Threshold Register (0x8E, RXDBCT). This bit will be updated when write 1 to bit 13 in ISR register.	_
10	RO	RXFCTS RX Frame Count Threshold Status When this bit is set, it indicates that RX interrupt is due to the number of received frames in RXQ buffer exceeds the threshold set in RX Frame Count Threshold Register (0x9C, RXFCT). This bit will be updated when write 1 to bit 13 in ISR register.	_
9	RW	RXIPHTOE RX IP Header Two-Byte Offset Enable When this bit is written as 1, the KSZ8851M will enable to add two bytes before frame header in order for IP header inside the frame contents to be aligned with double word boundary to speed up software operation.	0x0
8	RW	Reserved	_

Bit	R/W	Description	Default
7	RW	RXDTTE RX Duration Timer Threshold Enable When this bit is written as 1, the KSZ8851M will enable RX interrupt (bit 13 in ISR) when the time start at first received frame in RXQ buffer exceeds the threshold set in RX Duration Timer Threshold Register (0x8C, RXDTT).	0x0
6	RW	RXDBCTE RX Data Byte Count Threshold Enable When this bit is written as 1, the KSZ8851M will enable RX interrupt (bit 13 in ISR) when the number of received bytes in RXQ buffer exceeds the threshold set in RX Data Byte Count Threshold Register (0x8E, RXDBCT).	0x0
5	RW	RXFCTE RX Frame Count Threshold Enable When this bit is written as 1, the KSZ8851M will enable RX interrupt (bit 13 in ISR) when the number of received frames in RXQ buffer exceeds the threshold set in RX Frame Count Threshold Register (0x9C, RXFCT).	0x0
4	RW	ADRFE Auto-Dequeue RXQ Frame Enable When this bit is written as 1, the KSZ8851M will automatically enable RXQ frame buffer dequeue. The read pointer in RXQ frame buffer will be automatically adjusted to next received frame location after current frame is completely read by the host.	0x0
3	WO	SDA Start DMA Access When this bit is written as 1, the KSZ8851M allows a DMA operation from the host CPU to access either read RXQ frame buffer or write TXQ frame buffer with SPI command operation for RXQ/TXQ FIFO read/ write. All registers access are disabled except this register during this DMA operation. This bit must be set to 0 when DMA operation is finished in order to access the rest of registers.	0x0
2-1	RW	Reserved	_
0	RW	RRXEF Release RX Error Frame When this bit is written as 1, the current RX error frame buffer is released. Note: This bit is self-clearing after the frame memory is released. The software should wait for the bit to be cleared before processing new RX frame.	0x0

### TX Frame Data Pointer Register (0x84 – 0x85): TXFDPR

The value of this register determines the address to be accessed within the TXQ frame buffer. When the AUTO increment is set, It will automatically increment the pointer value on write accesses to the data register.

The counter is incremented by one for every byte access, by two for every word access, and by four for every double word access.

Bit	R/W	Description	Default
15	RO	Reserved	—
14	RW	TXFPAI TX Frame Data Pointer Auto Increment When this bit is set, the TX Frame data pointer register increments auto- matically on accesses to the data register. The increment is by one for every byte access, by two for every word access, and by four for every double word access. When this bit is reset, the TX frame data pointer is manually controlled by user to access the TX frame location.	0x0
13-11	RO	Reserved	—

Bit	R/W	Description	Default
10-0	RW	TXFP TX Frame Pointer	0x000
		TX Frame Pointer index to the Frame Data register for access. This field reset to next available TX frame location when the TX Frame	
		Data has been enqueued through the TXQ command register.	

# TABLE 4-45: TX FRAME DATA POINTER REGISTER (0X84 – 0X85) (CONTINUED)

# RX Frame Data Pointer Register (0x86 - 0x87): RXFDPR

The value of this register determines the address to be accessed within the RXQ frame buffer. When the Auto Increment is set, it will automatically increment the RXQ Pointer on read accesses to the data register.

The counter is incremented is by one for every byte access, by two for every word access, and by four for every double word access.

Bit	R/W	Description	Default
15	RO	Reserved	_
14	RW	RXFPAI RX Frame Pointer Auto Increment When this bit is set, the RXQ Address register increments automatically on accesses to the data register. The increment is by one for every byte access, by two for every word access, and by four for every double word access. When this bit is reset, the RX frame data pointer is manually controlled by user to access the RX frame location.	0x0
13	RO	Reserved	_
12	RW	<ul> <li>WST Write Sample Time</li> <li>This bit is used to select the WRN active to write data valid time.</li> <li>0: WRN active to write data valid sample time is range of 8 ns (min) to 16 ns (max).</li> <li>1: WRN active to write data valid sample time is 4 ns (max).</li> </ul>	0x0
11	WO (Read back is "0")	EMS Endian Mode Selection This bit is used to select either Big or Little Endian mode when Endian mode select strapping pin (29) is NC or tied to GND. 0: is set to Little Endian Mode 1: is set to Big Endian Mode	0x0
10-0	WO	RXFP RX Frame Pointer RX Frame data pointer index to the Data register for access. This pointer value must reset to 0x000 before each DMA operation from the host CPU to read RXQ frame buffer.	0x000

# TABLE 4-46: RX FRAME DATA POINTER REGISTER (0X86 – 0X87)

#### 0x88 – 0x8B: Reserved

### RX Duration Timer Threshold Register (0x8C – 0x8D): RXDTTR

This register is used to program the received frame duration timer threshold.

# TABLE 4-47: RX DURATION TIMER THRESHOLD REGISTER (0X8C - 0X8D)

Bit	R/W	Description	Default
15-0	RW	RXDTT Receive Duration Timer Threshold To program received frame duration timer threshold value in 1 µs inter- val. The maximum value is 0xCFFF. When bit 7 set to 1 in RXQCR register, the KSZ8851M will set RX inter- rupt (bit 13 in ISR) after the time starts at first received frame in RXQ buffer and exceeds the threshold set in this register.	0x0000

# RX Data Byte Count Threshold Register (0x8E – 0x8F): RXDBCTR

This register is used to program the received data byte count threshold.

Bit	R/W	Description	Default
15-0	RW	RXDBCT Receive Data Byte Count Threshold To program received data byte threshold value in byte count. When bit 6 set to 1 in RXQCR register, the KSZ8851M will set RX inter- rupt (bit 13 in ISR) when the number of received bytes in RXQ buffer exceeds the threshold set in this register.	0x0000

# TABLE 4-48: RX DATA BYTE COUNT THRESHOLD REGISTER (0X8E – 0X8F)

#### Interrupt Enable Register (0x90 – 0x91): IER

This register enables the interrupts from the QMU and other sources.

TABLE 4-49:	INTERH	RUPT ENABLE REGISTER (0X90 – 0X91)	
Bit	R/W	Description	Default
15	RW	LCIE Link Change Interrupt Enable When this bit is set, the link change interrupt is enabled. When this bit is reset, the link change interrupt is disabled.	0x0
14	RW	TXIE Transmit Interrupt Enable When this bit is set, the transmit interrupt is enabled. When this bit is reset, the transmit interrupt is disabled.	0x0
13	RW	RXIE Receive Interrupt Enable When this bit is set, the receive interrupt is enabled. When this bit is reset, the receive interrupt is disabled.	0x0
12	RW	Reserved	0x0
11	RW	RXOIE Receive Overrun Interrupt Enable When this bit is set, the Receive Overrun interrupt is enabled. When this bit is reset, the Receive Overrun interrupt is disabled.	0x0
10	RW	Reserved	0x0
9	RW	TXPSIE Transmit Process Stopped Interrupt Enable When this bit is set, the Transmit Process Stopped interrupt is enabled. When this bit is reset, the Transmit Process Stopped interrupt is dis- abled.	0x0
8	RW	RXPSIE Receive Process Stopped Interrupt Enable When this bit is set, the Receive Process Stopped interrupt is enabled. When this bit is reset, the Receive Process Stopped interrupt is dis- abled.	0x0
7	RW	Reserved	0x0
6	RW	TXSAIE Transmit Space Available Interrupt Enable When this bit is set, the Transmit memory space available interrupt is enabled. When this bit is reset, the Transmit memory space available interrupt is disabled.	0x0
5	RW	RXWFDIE Receive Wake-up Frame Detect Interrupt Enable When this bit is set, the Receive wakeup frame detect interrupt is enabled. When this bit is reset, the Receive wakeup frame detect interrupt is dis- abled.	0x0
4	RW	RXMPDIE Receive Magic Packet Detect Interrupt Enable When this bit is set, the Receive magic packet detect interrupt is enabled. When this bit is reset, the Receive magic packet detect interrupt is dis- abled.	0x0

# TABLE 4-49: INTERRUPT ENABLE REGISTER (0X90 – 0X91)

# TABLE 4-49: INTERRUPT ENABLE REGISTER (0X90 – 0X91) (CONTINUED)

Bit	R/W	Description	Default
3	RW	LDIE Linkup Detect Interrupt Enable When this bit is set, the wake-up from linkup detect interrupt is enabled. When this bit is reset, the linkup detect interrupt is disabled.	0x0
2	RW	EDIE Energy Detect Interrupt Enable When this bit is set, the wake-up from energy detect interrupt is enabled. When this bit is reset, the energy detect interrupt is disabled.	0x0
1	RO	Reserved	0x0
0	RW	DEDIE Delay Energy Detect Interrupt Enable When this bit is set, the delay energy detect interrupt is enabled. When this bit is reset, the delay energy detect interrupt is disabled. Note: the delay energy detect interrupt till device is ready for host access.	0x0

#### Interrupt Status Register (0x92 - 0x93): ISR

This register contains the status bits for all QMU and other interrupt sources.

When the corresponding enable bit is set, it causes the interrupt pin to be asserted.

This register is usually read by the host CPU and device drivers during interrupt service routine or polling. The register bits are not cleared when read. The user has to write "1" to clear.

# TABLE 4-50: INTERRUPT STATUS REGISTER (0X92 – 0X93)

Bit	R/W	Description	Default
15	RO (W1C)	LCIS Link Change Interrupt Status When this bit is set, it indicates that the link status has changed from link up to link down, or link down to link up. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x0
14	RO (W1C)	TXIS Transmit Interrupt Status When this bit is set, it indicates that the TXQ MAC has transmitted at least a frame on the MAC interface and the QMU TXQ is ready for new frames from the host. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x0
13	RO (W1C)	RXIS Receive Interrupt Status When this bit is set, it indicates that the QMU RXQ has received at least a frame from the MAC interface and the frame is ready for the host CPU to process. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x0
12	RO	Reserved	0x0
11	RO (W1C)	RXOIS Receive Overrun Interrupt Status When this bit is set, it indicates that the Receive Overrun status has occurred. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x0
10	RO	Reserved	0x0
9	RO (W1C)	TXPSIS Transmit Process Stopped Interrupt Status When this bit is set, it indicates that the Transmit Process has stopped. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x1
8	RO (W1C)	RXPSIS Receive Process Stopped Interrupt Status When this bit is set, it indicates that the Receive Process has stopped. This edge-triggered interrupt status is cleared by writing 1 to this bit.	0x1
7	RO	Reserved	0x0

Bit	R/W	Description	Default
6	RO (W1C)	TXSAIS Transmit Space Available Interrupt Status When this bit is set, it indicates that Transmit memory space available status has occurred. When this bit is reset, the Transmit memory space available interrupt is disabled.	0x0
5	RO	RXWFDIS Receive Wakeup Frame Detect Interrupt Status When this bit is set, it indicates that Receive wakeup frame detect status has occurred. Write "1000" to PMECR[5:2] to clear this bit	0x0
4	RO	RXMPDIS Receive Magic Packet Detect Interrupt Status When this bit is set, it indicates that Receive magic packet detect status has occurred. Write "0100" to PMECR[5:2] to clear this bit.	0x0
3	RO	LDIS Linkup Detect Interrupt Status When this bit is set, it indicates that wake-up from linkup detect status has occurred. Write "0010" to PMECR[5:2] to clear this bit.	0x0
2	RO	EDIS Energy Detect Interrupt Status When this bit is set and bit 2=1, bit 0=0 in IER register, it indicates that wake-up from energy detect status has occurred. When this bit is set and bit 2, 0=1 in IER register, it indicates that wake-up from delay energy detect status has occurred. Write "0001" to PMECR[5:2] to clear this bit.	0x0
1	RO	Reserved	0x0
0	RO	Reserved	0x0

# TABLE 4-50: INTERRUPT STATUS REGISTER (0X92 – 0X93) (CONTINUED)

#### 0x94 - 0x9B: Reserved

### RX Frame Count & Threshold Register (0x9C – 0x9D): RXFCTR

This register indicates the current total amount of received frame count in RXQ frame buffer and also is used to program the received frame count threshold.

# TABLE 4-51: RX FRAME COUNT & THRESHOLD REGISTER (0X9C - 0X9D)

Bit	R/W	Description	Default
15-8	RO	RXFC RX Frame Count To indicate the total received frames in RXQ frame buffer when receive interrupt (bit13=1 in ISR) occurred and write "1" to clear this bit 13 in ISR. The host CPU can start to read the updated receive frame header information in RXFHSR/RXFHBCR registers after read this RX frame count register.	0x00
7-0	RW	RXFCT Receive Frame Count Threshold To program received frame count threshold value. When bit 5 set to 1 in RXQCR register, the KSZ8851M will set RX inter- rupt (bit 13 in ISR) when the number of received frames in RXQ buffer exceeds the threshold set in this register.	0x00

# TX Next Total Frames Size Register (0x9E – 0x9F): TXNTFSR

This register is used by the host CPU to program the total amount of TXQ buffer space requested for the next transmit.

# TABLE 4-52:TX NEXT TOTAL FRAMES SIZE REGISTER (0X9E – 0X9F)

Bit	R/W	Description	Default
15-0	RW	TXNTFS TX Next Total Frames Size The host CPU is used to program the total amount of TXQ buffer space which is required for next total transmit frames size in double-word count. When bit 1 (TXQ memory available monitor) is set to 1 in TXQCR regis- ter, the KSZ8851M will generate interrupt (bit 6 in ISR register) to CPU when TXQ memory is available based upon the total amount of TXQ space requested by CPU at this register.	0x0000

### MAC Address Hash Table Register 0 (0xA0 - 0xA1): MAHTR0

The 64-bit MAC address table is used for group address filtering and it is enabled by selecting item 5 "Hash perfect" mode the Address Filtering Scheme table. This value is defined as the six most significant bits from CRC circuit calculation result that is based on 48-bit of DA input. The two most significant bits select one of the four registers to be used, while the others determine which bit within the register.

Multicast table register 0.

# TABLE 4-53: MAC ADDRESS HASH TABLE REGISTER 0 (0XA0 – 0XA1)

Bit	R/W	Description	Default
15-0	RW	HT0 Hash Table 0 When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered. When the appropriate bit is cleared, the packet will drop.	0x0

### MAC Address Hash Table Register 1 (0xA2 – 0xA3): MAHTR1

Multicast table register 1.

### TABLE 4-54: MAC ADDRESS HASH TABLE REGISTER 1 (0XA2 – 0XA3)

Bit	R/W	Description	Default
15-0	RW	HT1 Hash Table 1 When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered. When the appropriate bit is cleared, the packet will drop. Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all multicast addresses are received regardless of the multicast table value.	0x0

### MAC Address Hash Table Register 2 (0xA4 – 0xA5): MAHTR2

Multicast table register 2.

### TABLE 4-55: MAC ADDRESS HASH TABLE REGISTER 2 (0XA4 – 0XA5)

Bit	R/W	Description	Default
15-0	RW	HT2 Hash Table 2 When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered. When the appropriate bit is cleared, the packet will drop. Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all multicast addresses are received regardless of the multicast table value.	0x0

# MAC Address Hash Table Register 3 (0xA6 – 0xA7): MAHTR3

Multicast table register 3.

Bit	R/W	Description	Default
15-0	RW	HT3 Hash Table 3 When the appropriate bit is set, if the packet received with DA matches the CRC, the hashing function is received without being filtered. When the appropriate bit is cleared, the packet will drop. Note: When the receive all (RXAE) or receive multicast (RXME) bit is set in the RXCR1, all multicast addresses are received regardless of the multicast table value.	0x0

# TABLE 4-56: MAC ADDRESS HASH TABLE REGISTER 3 (0XA6 – 0XA7)

### 0xA8 – 0xAF: Reserved

# Flow Control Low Watermark Register (0xB0 - 0xB1): FCLWR

This register is used to control the flow control for low watermark in QMU RX queue.

# TABLE 4-57: FLOW CONTROL LOW WATERMARK REGISTER (0XB0 – 0XB1)

Bit	R/W	Description	Default
15-12	RW	Reserved	_
11-0	RW	FCLWC Flow Control Low Watermark Configuration These bits are used to define the QMU RX queue low watermark config- uration. It is in double words count and default is 5.12 KByte available buffer space out of 12 KByte.	0x0500

### Flow Control High Watermark Register (0xB2 – 0xB3): FCHWR

This register is used to control the flow control for high watermark in QMU RX queue.

# TABLE 4-58: FLOW CONTROL HIGH WATERMARK REGISTER (0XB2 – 0XB3)

Bit	R/W	Description	Default
15-12	RW	Reserved	—
11-0	RW	FCHWC Flow Control High Watermark Configuration These bits are used to define the QMU RX queue high watermark con- figuration. It is in double words count and default is 3.072 KByte avail- able buffer space out of 12 KByte.	0x0300

### Flow Control Overrun Watermark Register (0xB4 – 0xB5): FCOWR

This register is used to control the flow control for overrun watermark in QMU RX queue.

# TABLE 4-59: FLOW CONTROL OVERRUN WATERMARK REGISTER (0XB4 – 0XB5)

Bit	R/W	Description	Default
15-12	RW	Reserved	—
11-0	RW	FCLWC Flow Control Overrun Watermark Configuration These bits are used to define the QMU RX queue overrun watermark configuration. It is in double words count and default is 256 Bytes avail- able buffer space out of 12 Kbyte.	0x0040

#### 0xB6 - 0xBF: Reserved

#### Chip ID and Enable Register (0xC0 – 0xC1): CIDER

This register contains the chip ID and the chip enable bit.

# TABLE 4-60: CHIP ID AND ENABLE REGISTER (0XC0 – 0XC1)

Bit	R/W	Description	Default
15-8	RO	Family ID Chip family ID	0x88

Bit	R/W	Description	Default
7-4	RO	Chip ID 0x7 is assigned to KSZ8851-16/32MQL	0x7
3-1	RO	Revision ID	0x1
0	RW	Reserved	0x0

# TABLE 4-60: CHIP ID AND ENABLE REGISTER (0XC0 – 0XC1) (CONTINUED)

0xC2 – 0xC5: Reserved

Chip Global Control Register (0xC6 – 0xC7): CGCR

This register contains the global control for the chip function.

# TABLE 4-61: CHIP GLOBAL CONTROL REGISTER (0XC6 – 0XC7)

Bit	R/W	Description			Default		
15	RW	LEDSEL1 See description for bi	t 9.		0x0		
14-12	RW	Reserved			0x0		
11-10	RW	Reserved			0x2		
		LEDSEL0 This bit sets the LEDS tion. PHY port LED indicat	SEL0 selection and bit 15 so ors, defined below:	ets the LEDSEL1 selec-			
			[LEDSEL1 (bit15)	, LEDSEL0 (bit9)]			
	RW	_	[0, 0]	[0, 1]			
		P1LED3	—	—			
		P1LED2	Link/Act	100Link/Act			
9		P1LED1	Full-Duplex/Col	10Link/Act	0x0		
		P1LED0	Speed	Full-Duplex			
					[LEDSEL1, LEDSEL0]		
		_	[1, 0]	[1, 1]			
		P1LED3	Act	N/A			
		P1LED2	Link	N/A			
		P1LED1	Full-Duplex/Col	N/A			
		P1LED0	Speed	N/A			
8	RW	Reserved			0x0		
7-0	RW	Reserved			0x35		

Indirect Access Control Register (0xC8 – 0xC9): IACR

This register contains the indirect control for the MIB counter (Write IACR triggers a command. Read access is determined by bit 12).

<b>TABLE 4-62:</b>	INDIRECT ACCESS CONTROL REGISTER (0XC8 – 0XC9)	)
--------------------	--	---

Bit	R/W	Description	Default
15-13	RW	Reserved.	0x0
12	RW	Read Enable 1 = Read cycle is enabled (MIB counter will clear after read). 0 = No operation.	0x0
11-10	RW	Table Select 00 = reserved. 01 = reserved. 10 = reserved. 11 = MIB counter selected.	0x0

# TABLE 4-62:INDIRECT ACCESS CONTROL REGISTER (0XC8 – 0XC9) (CONTINUED)

Bit	R/W	Description	Default
9-5	RW	Reserved	—
4-0	RW	Indirect Address Bit 4-0 of indirect address for 32 MIB counter locations.	0x00

#### 0xCA - 0xCF: Reserved

#### Indirect Access Data Low Register (0xD0 – 0xD1): IADLR

This register contains the indirect data (low word) for MIB counter.

#### TABLE 4-63: INDIRECT ACCESS DATA LOW REGISTER (0XD0 – 0XD1)

Bit	R/W	Description	Default
15-0	RW	Indirect Low Word Data	0x0000
		Bit 15-0 of indirect data.	

# Indirect Access Data High Register (0xD2 – 0xD3): IADHR

This register contains the indirect data (high word) for MIB counter.

#### TABLE 4-64: INDIRECT ACCESS DATA HIGH REGISTER (0XD2 – 0XD3)

Bit	R/W	Description	Default
15-0	RW	Indirect High Word Data Bit 31-16 of indirect data.	0x0000

#### Power Management Event Control Register (0xD4 – 0xD5): PMECR

This register is used to control the KSZ8851M power management event, capabilities and status.

#### TABLE 4-65: POWER MANAGEMENT EVENT CONTROL REGISTER (0XD4 – 0XD5)

Bit	R/W	Description	Default
15	RO	Reserved	_
14	RW	PME Delay Enable This bit is used to enable the delay of PME output pin assertion. When this bit is set to 1, the device will not assert the PME output till the device's all clocks are running and ready for host access. When this bit is set to 0, the device will assert the PME output without delay. This bit is only valid when Auto Wake-Up Enable (bit7) is set to 1 in this register.	0
13	RW	Reserved	0
12	RW	PME Output Polarity This bit is used to control the PME output pin polarity. When this bit is set to 1, the PME output pin is active high. When this bit is set to 0, the PME output pin is active low.	0
11-8	RW	<ul> <li>Wake-on-LAN to PME Output Enable</li> <li>These four bits are used to enable the PME output pin asserted when one of these wake-on-LAN events is detected:</li> <li>Bit 11: is corresponding to receive wake-up frame.</li> <li>Bit 10: is corresponding to receive magic packet.</li> <li>Bit 9: is corresponding to link change from down to up.</li> <li>Bit 8: is corresponding to signal energy detected.</li> <li>When the bit is set to 1, the PME pin will be asserted when a corresponding wake-on-LAN event is occurred.</li> <li>When this bit is set to 0, the PME pin will be not asserted when a corresponding wake-on-LAN event is occurred.</li> </ul>	0x0

Bit	R/W	Description	Default
7	RW	Auto Wake-Up Enable This bit is used to enable automatically wake-up from low power state to normal power state in energy detect mode if carrier (signal energy) is present more than wake-up time in GSWUTR register. During the nor- mal power state, the device can receive and transmit packets. When this bit is set to 1, the auto wake-up is enabled in energy detect mode. When this bit is set to 0, the auto wake-up is disabled in energy detect mode.	0
6	RW	Wake-Up to Normal Operation Mode This bit is used to control the device wake-up from low power state in energy detect mode to normal operation mode if signal energy is detected longer than the programmed wake-up time in GSWUTR regis- ter. When this bit is set to 1, the device will automatically go to the normal operation mode from energy detect mode. When this bit is set to 0, the device will not automatically go to the nor- mal mode from energy detect mode. This bit is only valid when Auto Wake-Up Enable (bit7) is set to 1.	0
5-2	RO (W1C)	Wake-Up Event Indication These four bits are used to indicate the KSZ8851M wake-up event sta- tus as below: 0000: No wake-up event. 0001: Wake-up from energy event detected. (Bit 2 also set to 1 in ISR register) 0010: Wake-up from link up event detected. (Bit 3 also set to 1 in ISR register) 0100: Wake-up from magic packet event detected. 1000: Wake-up from magic packet event detected. 1000: Wake-up from wakeup frame event detected. 11 Wake-on-LAN to PME Output Enable bit[11:8] are set, the KSZ8851M also asserts the PME pin. These bits are cleared on power up reset or by write 1. It is not modified by either hardware or software reset. When these bits are cleared, the KSZ8851M de-asserts the PME pin.	0x0
1-0	RW	Power Management Mode These two bits are used to control the KSZ8851M power management mode as below: 00: Normal Operation Mode. 01: Energy Detect Mode. (two states in this mode either low power or normal power) 10: Reserved: Should not be used. 11: Power Saving Mode. In energy detect mode under low power state, it can wake-up to normal operation mode either from line or host wake-up (host CPU issues a read cycle two times to GRR register).	0x0

# TABLE 4-65: POWER MANAGEMENT EVENT CONTROL REGISTER (0XD4 – 0XD5) (CONTINUED)

### Go-Sleep & Wake-Up Time Register (0xD6 - 0xD7): GSWUTR

This register contains the value which is used to control minimum Go-Sleep time period when the device from normal power state to low power state or to control minimum Wake-Up time period when the device from low power state to normal power state in energy detect mode.

Bit	R/W	Description	Default
15-8	RW	Wake-up Time This value is used to control the minimum period that the energy has to be detected consecutively before the device is waked-up from the low power state. The unit is 16 ms $\pm$ 80%, the default wake-up time is 128 ms (16 ms x 8). Zero time (0x00) is not allowed	0x08
7-0	RW	Go-sleep Time This value is used to control the minimum period that the no energy event has to be detected consecutively before the device enters the low power state when the energy detect mode is on. The unit is 1 sec $\pm$ 80%, the default go-sleep time is 12 sec (1s x 12). Zero time (0x00) is not allowed.	0x0C

TABLE 4-66: GO-SLEEP & WAKE-UP TIME REGISTER (0XD6 – 0XD7)

# PHY Reset Register (0xD8 – 0xD9): PHYRR

This register contains a control bit to reset PHY block when write a "1".

# TABLE 4-67: PHY RESET REGISTER (0XD8 – 0XD9)

Bit	R/W	Description	Default
15-1	RW	Reserved	—
0	WO (SC)	PHY Reset Bit This bit is write only and self cleared after writing a "1", it is used to reset PHY block circuitry.	0

### 0xDA - 0xDF: Reserved

### 0xE0 – 0xE3: Reserved

# PHY 1 MII-Register Basic Control Register (0xE4 – 0xE5): P1MBCR

This register contains Media Independent Interface (MII) register for port 1 as defined in the IEEE 802.3 specification.

### TABLE 4-68: PHY 1 MII-REGISTER BASIC CONTROL REGISTER (0XE4 – 0XE5)

Bit	R/W	Description	Default
15	RO	Reserved	0
14	RW	Local (far-end) loopback (IIb) 1 = perform local loopback at host (host Tx -> PHY -> host Rx) 0 = normal operation	0
13	RW	Force 100 1 = force 100 Mbps if AN is disabled (bit 12) 0 = force 10 Mbps if AN is disabled (bit 12) Bit is same as Bit 6 in P1CR.	1
12	RW	AN Enable 1 = auto-negotiation enabled. 0 = auto-negotiation disabled. Bit is same as Bit 7 in P1CR.	1
11-10	RW	Reserved	0
9	RW	Restart AN 1 = restart auto-negotiation. 0 = normal operation. Bit is same as Bit 13 in P1CR.	0

Bit	R/W	Description	Default
8	RW	Force Full Duplex 1 = force full duplex 0 = force half duplex. if AN is disabled (bit 12) or AN is enabled but failed. Bit is same as Bit 5 in P1CR.	1
7-6	RO	Reserved	0
5	RW	HP_mdix 1 = HP Auto MDI-X mode. 0 = Microchip Auto MDI-X mode. Bit is same as Bit 15 in P1SR.	1
4	RW	Force MDI-X 1 = force MDI-X. 0 = normal operation. Bit is same as Bit 9 in P1CR.	0
3	RW	Disable MDI-X 1 = disable auto MDI-X. 0 = normal operation. Bit is same as Bit 10 in P1CR.	0
2	RW	Reserved	0
1	RW	Disable Transmit 1 = disable transmit. 0 = normal operation. Bit is same as Bit 14 in P1CR.	0
0	RW	Disable LED 1 = disable all LEDs. 0 = normal operation. Bit is same as Bit 15 in P1CR.	0

# TABLE 4-68: PHY 1 MII-REGISTER BASIC CONTROL REGISTER (0XE4 – 0XE5) (CONTINUED)

# PHY 1 MII-Register Basic Status Register (0xE6 – 0xE7): P1MBSR

This register contains the MII register status for the chip function.

# TABLE 4-69: PHY 1 MII-REGISTER BASIC STATUS REGISTER (0XE6 – 0XE7)

Bit	R/W	Description	Default
15	RO	T4 Capable 1 = 100BASE-T4 capable. 0 = not 100BASE-T4 capable.	0
14	RO	100 Full Capable 1 = 100BASE-TX full-duplex capable. 0 = not 100BASE-TX full duplex.capable.	1
13	RO	100 Half Capable 1= 100BASE-TX half-duplex capable. 0= not 100BASE-TX half-duplex capable.	1
12	RO	10 Full Capable 1 = 10BASE-T full-duplex capable. 0 = not 10BASE-T full-duplex capable.	1
11	RO	10 Half Capable 1 = 10BASE-T half-duplex capable. 0 = not 10BASE-T half-duplex capable.	1
10-7	RO	Reserved	0x0
6	RO	Preamble suppressed Not supported.	0

Bit	R/W	Description	Default
5	RO	AN Complete 1 = auto-negotiation complete. 0 = auto-negotiation not completed. Bit is same as Bit 6 in P1SR.	0
4	RO	Reserved	0
3	RO	AN Capable 1 = auto-negotiation capable. 0 = not auto-negotiation capable.	1
2	RO	Link Status	
1	RO	labher test	
0	RO	Extended Capable 1 = extended register capable. 0 = not extended register capable.	0

#### TABLE 4-69: PHY 1 MII-REGISTER BASIC STATUS REGISTER (0XE6 – 0XE7) (CONTINUED)

#### PHY 1 PHY ID Low Register (0xE8 – 0xE9): PHY1ILR

This register contains the PHY ID (low) for the chip.

#### TABLE 4-70:PHY 1 PHY ID LOW REGISTER (0XE8 – 0XE9)

Bit	R/W	Description	Default
15-0	RO	PHYID Low Low order PHYID bits.	0x1430

#### PHY 1 PHY ID High Register (0xEA – 0xEB): PHY1IHR

This register contains the PHY ID (high) for the chip.

#### TABLE 4-71: PHY 1 PHY ID HIGH REGISTER (0XEA – 0XEB)

Bit	R/W	Description	Default
15-0	RO	PHYID High High order PHYID bits.	0x0022

#### PHY 1 Auto-Negotiation Advertisement Register (0xEC – 0xED): P1ANAR

This register contains the auto-negotiation advertisement for the PHY function.

#### TABLE 4-72: PHY 1 AUTO-NEGOTIATION ADVERTISEMENT REGISTER (0XEC – 0XED)

Bit	R/W	Description	Default
15	RO	RO Next page Not supported.	
14	RO	Reserved	0
13	RO	Remote fault Not supported.	0
12-11	RO	Reserved	0x0
10	RW	Pause (flow control capability) 1 = advertise pause capability. 0 = do not advertise pause capability. Bit is same as Bit 4 in P1CR.	1
9	RW	Reserved	0

#### TABLE 4-72: PHY 1 AUTO-NEGOTIATION ADVERTISEMENT REGISTER (0XEC – 0XED) (CONTINUED)

Bit	R/W	Description	Default
8	RW	Adv 100 Full 1 = advertise 100 full-duplex capability. 0 = do not advertise 100 full-duplex capability Bit is same as Bit 3 in P1CR.	
7	RW	RW Adv 100 Half 1= advertise 100 half-duplex capability. 0 = do not advertise 100 half-duplex capability. Bit is same as Bit 2 in P1CR.	
6	RW	RW Adv 10 Full 1 = advertise 10 full-duplex capability. 0 = do not advertise 10 full-duplex capability. Bit is same as Bit 1 in P1CR.	
5	RW       Adv 10 Half         1 = advertise 10 half-duplex capability.         0 = do not advertise 10 half-duplex capability.         Bit is same as Bit 0 in P1CR.		1
4-0	RO	Selector Field 802.3	0x01

#### PHY 1 Auto-Negotiation Link Partner Ability Register (0xEE – 0xEF): P1ANLPR

This register contains the auto-negotiation link partner ability for the chip function.

Bit	R/W	Description	Default
15	RO	RO Next page Not supported.	
14	RO	LP ACK Not supported.	0
13	RO	Remote fault Not supported.	0
12-11	RO	Reserved	0x0
10	RO	Pause	
9	RO	Reserved	0
8	RO	Adv 100 Full	
7	RO	Adv 100 Half Link partner 100 half capability. Bit is same as Bit 2 in P1SR.	0
6	RO	Adv 10 Full Link partner 10 full capability. Bit is same as Bit 1 in P1SR.	0
5	RO	Adv 10 Half Link partner 10 half capability. Bit is same as Bit 0 in P1SR.	0
4-0	RO	Reserved	0x01

#### TABLE 4-73: PHY 1 AUTO-NEGOTIATION LINK PARTNER ABILITY REGISTER (0XEE – 0XEF)

0xF0 - 0xF3: Reserved

#### Port 1 PHY Special Control/Status, LinkMD (0xF4 - 0xF5): P1SCLMD

This register contains the special control, status and LinkMD information of PHY1.

Bit	R/W	Description	
15	RO	Reserved	0
14-13 RO [00] = norr [01] = oper [10] = shor		Vct_result VCT result. [00] = normal condition. [01] = open condition has been detected in cable. [10] = short condition has been detected in cable. [11] = cable diagnostic test is failed.	0x0
12	RW (SC)	RW (SC) Vct_en Vct enable. 1 = the cable diagnostic test is enabled. It is self-cleared after the VCT test is done. 0 = it indicates the cable diagnostic test is completed and the status information is valid for read.	
11	RW Force_lnk 1 = force link pass; 0 = normal operation.		0
10	RO	Reserved	0
9 RW 1		Remote (Near-end) loopback (rlb) 1 = perform remote loopback at PHY (RXP/RXM -> TXP/TXM) 0 = normal operation	0
8-0	RO	Vct_fault_count VCT fault count. Distance to the fault. It's approximately 0.4m*vct_fault_count.	0x000

#### TABLE 4-74: PORT 1 PHY SPECIAL CONTROL/STATUS, LINKMD (0XF4 – 0XF5)

#### Port 1 Control Register (0xF6 - 0xF7): P1CR

This register contains the global per port control for the chip function.

#### TABLE 4-75: PORT 1 CONTROL REGISTER (0XF6 – 0XF7)

Bit	R/W	Description	Default
15	LED Off 1 = Turn off all of the port 1 LEDs (P1LED3, P1LED2, P1LED1, P1LED0). These pins are driven high if this bit is set to one. 0 = normal operation. Bit is same as Bit 0 in P1MBCR.		0
14	14 RW Txids 1 = disable the port's transmitter. 0 = normal operation. Bit is same as Bit 1 in P1MBCR.		0
13 RW Restart AN 1 = restart auto-negotiation. 0 = normal operation. Bit is same as Bit 9 in P1MBCR.		<ul><li>1 = restart auto-negotiation.</li><li>0 = normal operation.</li></ul>	0
12	RW	Reserved	0
11	11 RW Reserved		0
10	Disable auto MDI/MDI-X		0

Bit	R/W	Description	Default	
9	RW	Force MDI-X 1= if auto MDI/MDI-X is disabled, force PHY into MDI-X mode. 0 = do not force PHY into MDI-X mode. Bit is same as Bit 4 in P1MBCR.	0	
8	RW	Reserved	0	
7	RW	Auto Negotiation Enable 1 = auto negotiation is enabled. 0 = disable auto negotiation, speed, and duplex are decided by bits 6 and 5 of the same register. Bit is same as Bit 12 in P1MBCR.	1	
6	RW	Force Speed 1 = force 100BT if AN is disabled (bit 7). 0 = force 10BT if AN is disabled (bit 7). Bit is same as Bit 13 in P1MBCR.	1	
5	RW	Force Duplex 1 = force full duplex if (1) AN is disabled or (2) AN is enabled but failed. 0 = force half duplex if (1) AN is disabled or (2) AN is enabled but failed. Bit is same as Bit 8 in P1MBCR.	1	
4	RW	Advertised flow control capability. 1 = advertise flow control (pause) capability. 0 = suppress flow control (pause) capability from transmission to link partner. Bit is same as Bit 10 in P1ANAR.	1	
3	RW	Advertised 100BT full-duplex capability. 1 = advertise 100BT full-duplex capability. 0 = suppress 100BT full-duplex capability from transmission to link part- ner. Bit is same as Bit 8 in P1ANAR.		
2	RW	Advertised 100BT half-duplex capability. 1 = advertise 100BT half-duplex capability.		
1	Advertised 10BT full-duplex capability. 1 = advertise 10BT full-duplex capability.		1	
0	RW	Advertised 10BT half-duplex capability. 1 = advertise 10BT half-duplex capability. 0 = suppress 10BT half-duplex capability from transmission to link part- ner. Bit is same as Bit 5 in P1ANAR.	1	

# TABLE 4-75: PORT 1 CONTROL REGISTER (0XF6 – 0XF7) (CONTINUED)

#### Port 1 Status Register (0xF8 – 0xF9): P1SR

This register contains the PHY port status for the chip function.

Bit	R/W	R/W Description		
15	RW	HP_mdix 1 = HP Auto MDI-X mode. 0 = Microchip Auto MDI-X mode. Bit is same as Bit 5 in P1MBCR.	1	
14	RO	Reserved	0	
13	RO	Polarity Reverse 1 = polarity is reversed. 0 = polarity is not reversed.	0	
12-11	RO	Reserved	0	
10	RO	Operation Speed 1 = link speed is 100 Mbps. 0 = link speed is 10 Mbps.	0	
9	RO	Operation Duplex 1 = link duplex is full. 0 = link duplex is half.	0	
8	RO	Reserved	0	
7	RO	MDI-X status 1 = MDI. 0 = MDI-X.	1	
6	RO	AN Done 1 = AN done. 0 = AN not done. Bit is same as Bit 5 in P1MBSR.	0	
5	RO	Link Good 1= link good. 0 = link not good. Bit is same as Bit 2 in P1MBSR.	0	
4	RO	Partner flow control capability. 1 = link partner flow control (pause) capable. 0 = link partner not flow control (pause) capable. Bit it same as Bit 10 in P1ANLPR.	0	
3	RO	Partner 100BT full-duplex capability. 1 = link partner 100BT full-duplex capable. 0 = link partner not 100BT full-duplex capable. Bit is same as Bit 8 in P1ANLPR.	0	
2	RO	Partner 100BT half-duplex capability. 1 = link partner 100BT half-duplex capable. 0= link partner not 100BT half-duplex capable. Bit is same as Bit 7 in P1ANLPR.	0	
1	RO	Partner 10BT full-duplex capability. 1= link partner 10BT full-duplex capable. 0 = link partner not 10BT full-duplex capable. Bit is same as Bit 6 in P1ANLPR.	0	
0	RO	Partner 10BT half-duplex capability. 1 = link partner 10BT half-duplex capable. 0 = link partner not 10BT half-duplex capable. Bit is same as Bit 5 in P1ANLPR.	0	

#### TABLE 4-76: PORT 1 STATUS REGISTER (0XF8 – 0XF9)

0xFA – 0xFF: Reserved

#### 4.3 Management Information Base (MIB) Counters

The KSZ8851M provides 32 MIB counters to monitor the port activity for network management. The MIB counters are formatted as shown below.

#### TABLE 4-77: FORMAT OF MIB COUNTERS

Bit	Name	R/W	Description	Default
31-0	Counter Values	RO	Counter value (read clear)	0x0000000

Ethernet port MIB counters are read using indirect memory access. The address offset range is 0x00 to 0x1F.

#### Offset **Counter Name** Description 0x0 **RxByte** Rx octet count including bad packets Reserved 0x1 Reserved **RxUndersizePkt** Rx undersize packets w/ good CRC 0x2 **RxFragments** 0x3 Rx fragment packets w/ bad CRC, symbol errors or alignment errors 0x4 **RxOversize** Rx oversize packets w/ good CRC (max: 1536 bytes) Rx packets longer than 1536 bytes w/ either CRC errors, alignment **RxJabbers** 0x5 errors, or symbol errors 0x6 RxSymbolError Rx packets w/ invalid data symbol and legal packet size. Rx packets within (64,2000) bytes w/ an integral number of bytes and a 0x7 **RxCRCError** bad CRC Rx packets within (64,2000) bytes w/ a non-integral number of bytes 0x8 RxAlignmentError and a bad CRC Number of MAC control frames received by a port with 88-08h in Ether-0x9 RxControl8808Pkts Type field Number of PAUSE frames received by a port. PAUSE frame is gualified 0xA **RxPausePkts** with EtherType (88-08h), DA, control opcode (00-01), data length (64B min), and a valid CRC Rx good broadcast packets (not including error broadcast packets or **RxBroadcast** 0xB valid multicast packets) Rx good multicast packets (not including MAC control frames, error 0xC **RxMulticast** multicast packets or valid broadcast packets) 0xD **RxUnicast** Rx good unicast packets 0xE Rx64Octets Total Rx packets (bad packets included) that were 64 octets in length Total Rx packets (bad packets included) that are between 65 and 127 0xF Rx65to127Octets octets in length Total Rx packets (bad packets included) that are between 128 and 255 0x10 Rx128to255Octets octets in length Total Rx packets (bad packets included) that are between 256 and 511 0x11 Rx256to511Octets octets in length Total Rx packets (bad packets included) that are between 512 and 0x12 Rx512to1023Octets 1023 octets in length Total Rx packets (bad packets included) that are between 1024 and 0x13 Rx1024to1521Octets 1521 octets in length Total Rx packets (bad packets included) that are between 1522 and Rx1522to2000Octets 0x14 2000 octets in length 0x15 TxByte Tx good octet count, including PAUSE packets The number of times a collision is detected later than 512 bit-times into 0x16 TxLateCollision the Tx of a packet 0x17 **TxPausePkts** Number of PAUSE frames transmitted by a port

# TABLE 4-78: PORT 1 MIB COUNTERS INDIRECT MEMORY OFFSETS

Offset	Counter Name	Description
0x18	TxBroadcastPkts	Tx good broadcast packets (not including error broadcast or valid multi- cast packets)
0x19	TxMulticastPkts	Tx good multicast packets (not including error multicast packets or valid broadcast packets)
0x1A	TxUnicastPkts	Tx good unicast packets
0x1B	TxDeferred	Tx packets by a port for which the 1st Tx attempt is delayed due to the busy medium
0x1C	TxTotalCollision	Tx total collision, half-duplex only
0x1D	TxExcessiveCollision	A count of frames for which Tx fails due to excessive collisions
0x1E	TxSingleCollision	Successfully Tx frames on a port for which Tx is inhibited by exactly one collision
0x1F	TxMultipleCollision	Successfully Tx frames on a port for which Tx is inhibited by more than one collision

#### TABLE 4-78: PORT 1 MIB COUNTERS INDIRECT MEMORY OFFSETS (CONTINUED)

Examples:

1. MIB Counter Read (read port 1 "Rx64Octets" counter at indirect address offset 0x0E)

Write to reg. IACR (0xC8) with 0x1C0E (set indirect address and trigger a read MIB counters operation)

Then

Read reg. IADHR (MIB counter value 31-16)

Read reg. IADLR (MIB counter value 15-0)

#### 4.3.1 ADDITIONAL MIB COUNTER INFORMATION

In the heaviest condition, the byte counter will overflow in 2 minutes. It is recommended that the software read all the counters at least every 30 seconds.

MIB counters are designed as "read clear". That is, these counters will be cleared after they are read.

# 5.0 OPERATIONAL CHARACTERISTICS

## 5.1 Absolute Maximum Ratings\*

Supply Voltage (V <sub>DDATX</sub> , V <sub>DDARX</sub> , V <sub>DDIO</sub> )	–0.5V to +4.0V
Input Voltage (All Inputs)	–0.5V to +4.0V
Output Voltage (All Outputs)	–0.5V to +4.0V
Lead Temperature (soldering, 10s)	+260°C
Storage Temperature (T <sub>S</sub> )	–65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	+125°C
HBM ESD Rating	±6 kV

\*Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

# 5.2 Operating Ratings\*\*

Supply Voltage

(V <sub>DDATX</sub> , V <sub>DDARX</sub> )	+3.1V to +3.5V
(V <sub>DDIO</sub> 3.3V)	
(V <sub>DDIO</sub> 2.5V)	+2.35V to +2.65V
(V <sub>DDIO</sub> 1.8V)	+1.7V to +1.9V
Ambient Operating Temperature (T <sub>A</sub> ) (Commercial, MQL)	0°C to +70°C
(Industrial, MQLI)	–40°C to +85°C
Thermal Resistance Junction-to-Ambient (Note 5-1) (Θ <sub>JA</sub> )	+42.91°C/W
Junction-to-Case (Note 5-1) ( $\Theta_{JC}$ )	+19.6°C/W
**The device is not guaranteed to function outside its operating ratings. Unused inputs mupriate logic voltage level (Ground to VDDIO).	ist always be tied to a appro-
<b>Note 5-1</b> No heat spreader (HS) in this package. The $\Theta_{10}/\Theta_{10}$ is under air velocit	tv 0 m/s

Note 5-1 No heat spreader (HS) in this package. The  $\Theta_{JC}/\Theta_{JA}$  is under air velocity 0 m/s.

Note: Do not drive input signals without power supplied to the device.

#### 6.0 **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}$ C. Specification is for packaged product only. Single port's transformer consumes an additional 45 mA @ 3.3V for 100BASE-TX and 70 mA @ 3.3V for 10BASE-T.

Parameters	Symbol	Min.	Тур.	Max.	Units	Note	
Supply Current for 100BAS	SE-TX Opera	ation (Sir	gle Port	@ 100%	Utilizati	on)	
100BASE-TX		_	85	_		V <sub>DDATX</sub> , V <sub>DDARX</sub> , V <sub>DDIO</sub> = 3.3V; Chip only (no transformer)	
(analog core + PLL + digital core + transceiver +	I <sub>DD1</sub>	_	85	_	mA	V <sub>DDATX</sub> /V <sub>DDARX</sub> = 3.3V, V <sub>DDIO</sub> = 2.5V; Chip only (no transformer)	
digital I/O)		—	85	—		V <sub>DDATX</sub> /V <sub>DDARX</sub> = 3.3V, V <sub>DDIO</sub> = 1.8V; Chip only (no transformer)	
Supply Current for 10BASE-T Operation (Single Port @ 100% Utilization)							
10BASE-T		_	75	_		V <sub>DDATX</sub> , V <sub>DDARX</sub> , V <sub>DDIO</sub> = 3.3V; Chip only (no transformer)	
(analog core + PLL + digital core + transceiver +	I <sub>DD2</sub>	_	75	_	mA	V <sub>DDATX</sub> /V <sub>DDARX</sub> = 3.3V, V <sub>DDIO</sub> = 2.5V; Chip only (no transformer)	
digital I/O)		_	75			V <sub>DDATX</sub> /V <sub>DDARX</sub> = 3.3V, V <sub>DDIO</sub> = 1.8V; Chip only (no transformer)	
Power Management Mode				-			
Power Saving Mode (Note 6-1)	I <sub>DD3</sub>	—	70	—	mA	Ethernet cable disconnected and Auto-Negotiation	
Energy Detect Mode	I <sub>DD5</sub>	_	2	—	mA	At low power state	
Hardware Power Down Mode	I <sub>DD6</sub>	_	0.5	—	mA	PWRDN (pin 36) is tied to low	
CMOS Inputs (V <sub>DDIO</sub> = 3.3)	//2.5V/1.8V)	-					
Input High Voltage	V <sub>IH</sub>	2.0/1.8/ 1.3	_	—	V	_	
Input Low Voltage	V <sub>IL</sub>			0.8/0.7/ 0.5	V	—	
Input Current	I <sub>IN</sub>	-10		10	μA	V <sub>IN</sub> = GND ~ V <sub>DDIO</sub>	
CMOS Outputs (V <sub>DDIO</sub> = 3.3	3V/2.5V/1.8\	/)					
Output High Voltage	V <sub>OH</sub>	2.4/2.0/ 1.5	_	_	V	I <sub>OH</sub> = –8 mA	
Output Low Voltage	V <sub>OL</sub>	_	_	0.4/0.4/ 0.4	V	I <sub>OL</sub> = 8 mA	
Output Tri-State Leakage	I <sub>OZ</sub>	_	_	10	μA	_	
100BASE-TX Transmit (me	asured diffe	erentially	after 1:1	l transfo	rmer)		
Peak Differential Output Voltage	Vo	±0.95	_	±1.05	V	100Ω termination on the differential output	
Output Voltage Imbalance	V <sub>IMB</sub>	_	_	2	%	100Ω termination on the differential output	
Rise/Fall Time	t <sub>r</sub> /t <sub>f</sub>	3		5	ns		
Rise/Fall Time Imbalance	_	0	_	0.5	ns		
Duty Cycle Distortion	_	—		±0.25	ns		
Overshoot	_	_	_	5	%		
Reference Voltage of $I_{SET}$	$V_{SET}$	—	0.5	<u> </u>	V		
Output Jitter	_	—	0.7	1.4	ns	Peak-to-peak	

**TABLE 6-1: ELECTRICAL CHARACTERISTICS** 

#### TABLE 6-1: ELECTRICAL CHARACTERISTICS (CONTINUED)


Parameters	Symbol	Min.	Тур.	Max.	Units	Note			
10BASE-T Receive									
Squelch Threshold	V <sub>SQ</sub>	—	400	—	mV	5 MHz square wave			
10BASE-T Transmit (measured differentially after 1:1 transformer)									
Peak Differential Output Voltage	V <sub>P</sub>	2.2	2.5	2.8	V	100Ω termination on the differential output			
Jitter Added			1.8	3.5	ns	100Ω termination on the differential output (peak-to-peak)			

**Note 6-1** Single port's transformer consumes less than 1 mA during Power Saving Mode.

# 7.0 TIMING SPECIFICATIONS

# 7.1 Asynchronous Read and Write Timing

### FIGURE 7-1: ASYNCHRONOUS CYCLE




#### TABLE 7-1: ASYNCHRONOUS CYCLE TIMING PARAMETERS

Symbol	Parameter	Min.	Тур.	Max.	Units
t1	A1-A7, AEN, BExN[3:0] valid to RDN, WRN active	0			ns
t2	A1-A7, AEN, BExN[3:0] hold after RDN, WRN inac- tive	0	—	—	ns
t3	Read data valid to ARDY rising	_		0.5	ns
t4	RDN inactive to Read data invalid	1		2	ns
<u>ا</u>	WRN active to write data valid (bit12=0 in RXF- DPR)	8	—	16	ns
t5	WRN active to write data valid (bit12=1 in RXF- DPR)		—	4	ns
t6	Read or write active to ARDY Low	_		8	ns
t7	ARDY low (wait time)		24		ns
t8	Read active time (low)	40			ns
lo	Write active time (low)	40			ns
t9	Read inactive time (high)	10			ns
ເອ	Write inactive time (high)	10			ns

# 7.2 Address Latching Timing for All Modes

#### FIGURE 7-2: ADDRESS LATCHING CYCLE FOR ALL MODES



#### TABLE 7-2: ADDRESS LATCHING TIMING PARAMETERS

Symbol	Parameter	Min.	Тур.	Max.	Units
t1	A1-A7, AEN to LDEVN delay			5	ns

## 7.3 Auto Negotiation Timing






TABLE 7-3: AUTO NEGOTIATION TIMING PARAMETER
--


Parameter	Description	Min.	Тур.	Max.	Units
t <sub>BTB</sub>	FLP burst to FLP burst	8	16	24	ms
t <sub>FLPW</sub>	FLP burst width	—	2		ms
t <sub>PW</sub>	Clock/data pulse width	—	100	_	ns
t <sub>CTD</sub>	Clock pulse to data pulse	55.5	64	69.5	μs
t <sub>CTC</sub>	Clock pulse to clock pulse	111	128	139	μs
—	Number of clock/data pulses per burst	17	_	33	—

## 7.4 Reset Timing

As long as the stable supply voltages to reset High timing (minimum of 10 ms) are met, there is no power-sequencing requirement for the KSZ8851M supply voltages (3.3V).

The reset timing requirement is summarized in Figure 7-4 and Table 7-4.


## FIGURE 7-4: RESET TIMING



#### TABLE 7-4: RESET TIMING PARAMETERS

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>SR</sub>	Stable supply voltages to reset High	10			ms

# 7.5 EEPROM Timing



### FIGURE 7-5: EEPROM READ CYCLE TIMING DIAGRAM

#### TABLE 7-5: EEPROM TIMING PARAMETERS

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>CYC</sub>	Clock cycle; (OBCR[1:0]=00 on-chip bus speed @ 125 MHz)		0.8	_	μs
t <sub>s</sub>	Setup time	20	—		ns
t <sub>h</sub>	Hold time	20	_	_	ns

# 8.0 SELECTION OF ISOLATION TRANSFORMERS

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements.

Table 8-1 lists recommended transformer characteristics.

#### TABLE 8-1: TRANSFORMER SELECTION CRITERIA

Parameter	Value	Test Conditions
Turns Ratio	1 CT : 1 CT	—
Open-Circuit Inductance (min.)	350 µH	100 mV, 100 kHz, 8 mA
Leakage Inductance (max.)	0.4 µH	1 MHz (min.)
Interwinding Capacitance (max.)	12 pF	_
D.C. Resistance (max.)	0.9Ω	—
Insertion Loss (max.)	1.0 dB	0 MHz to 65 MHz
HIPOT (min.)	1500 V <sub>RMS</sub>	—

#### TABLE 8-2: QUALIFIED SINGLE-PORT MAGNETICS


Manufacturer	Part Number	Auto MDI-X
Pulse	H1102	Yes
Pulse (low cost)	H1260	Yes
Transpower	HB726	Yes
Bel Fuse	S558-5999-U7	Yes
Delta	LF8505	Yes
LanKom	LF-H41S	Yes
TDK (Mag Jack)	TLA-6T718	Yes

#### TABLE 8-3: TYPICAL REFERENCE CRYSTAL CHARACTERISTICS

Characteristic	Value
Frequency	25 MHz
Frequency Tolerance (max.)	±50 ppm
Load Capacitance (max.)	20 pF
Series Resistance	40Ω

# 9.0 PACKAGE OUTLINE

# FIGURE 9-1: 128-LEAD PQFP 14 MM X 20 MM PACKAGE OUTLINE & RECOMMENDED LAND PATTERN



# APPENDIX A: DATA SHEET REVISION HISTORY

#### TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00002425A (4-17-17)	_	Converted Micrel data sheet KSZ8851-16/32MQL to Microchip DS00002425B. Minor text changes throughout.
DS00002425B (6-8-18)	<ul> <li>Power Modes, Power Supplies, and Packaging</li> <li>Section 3.1 "Functional Overview: Power Man- agement"</li> <li>Table 3-1</li> <li>Table 4-65</li> <li>Table 6-1</li> </ul>	References to Soft Power Down mode removed and/ or changed to "Reserved."

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. — XX     Device Bi	X X X X X — XX I I I I I I t Interface Package Supply Temperature Media Voltage Type	Examples: a) KSZ8851-16MQL 16-Bit Non-PCI Interface 128-lead PQFP Single 3.3V Supply Commercial Temperature
Device: Bit:	KSZ8851 16 = 16-Bit 32 = 32-Bit	66/Tray b) KSZ8851-32MQL 32-Bit Non-PCI Interface 128-lead PQFP Single 3.3V Supply Commercial Temperature
Interface: Package:	M = Management Q = 128-lead PQFP	66/Tray c) KSZ8851-16MQLI 16-Bit Non-PCI Interface 128-lead PQFP Single 3.3V Supply Industrial Temperature
Supply Voltage:	L = Single 3.3V Supply	66/Tray d) KSZ8851-32MQLI 32-Bit Non-PCI Interface 128-lead PQFP
Temperature:	blank = 0°C to +70°C (Commercial) I = –40°C to +85°C (Industrial)	Single 3.3V Supply Industrial Temperature 66/Tray
Media Type:	blank = 66/Tray	

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

©2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3196-1

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and water fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Fax: 45-4485-2829 **Finland - Espoo** 

**EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 358-9-4520-820 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700 Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820