SCES278D - JUNE 1999 - REVISED AUGUST 2002

<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	DGG, DGV, OR DL PACKAGE (TOP VIEW)	
• Operates From 2.7 V to 3.6 V		
Inputs Accept Voltages to 5.5 V	1B1 2 47 1A1	
<ul> <li>Max t<sub>pd</sub> of 3.7 ns at 3.3 V</li> </ul>	1B2 3 46 1A2	
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot</li> </ul>	GND 4 45 GND	
Insertion	1B3 <b>[</b> 5 44 <b>]</b> 1A3	
<ul> <li>Supports Mixed-Mode Signal Operation on</li> </ul>	1B4 6 43 1A4	
All Ports (5-V Input/Output Voltage With	$V_{CC}$	
3.3-V V <sub>CC</sub> )		
Latch-Up Performance Exceeds 100 mA Per		
JESD 78, Class II	GND 0 10 39 GND 1B7 0 11 38 0 1A7	
• ESD Protection Exceeds JESD 22	1B7 [ 11 36] 1A7 1B8 [ 12 37 ] 1A8	
– 2000-V Human-Body Model (A114-A)	2B1 [ 13 36 ] 2A1	
<ul> <li>1000-V Charged-Device Model (C101)</li> </ul>	2B2 14 35 2A2	
	GND 15 34 GND	
description/ordering information	2B3 🛛 16 33 🗍 2A3	
This 16-bit (dual-octal) noninverting bus	2B4 🛛 17 🛛 32 🗋 2A4	
transceiver is designed for 2.7-V to 3.6-V V <sub>CC</sub>	V <sub>CC</sub> 18 31 V <sub>CC</sub>	
operation.	2B5 19 30 2A5	
The SN74LVCZ16245A is designed for	2B6 20 29 2A6	
asynchronous communication between data		
buses. The control-function implementation	2B7 22 27 2A7 2B8 23 26 2A8	
minimizes external timing requirements.	2B8 23 26 288 2DIR 24 25 20E	
This device can be used as two 0 hit transcrivers		

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVCZ16245ADL	LVCZ16245A	
–40°C to 85°C	330F - DL	Tape and reel	SN74LVCZ16245ADLR		
-40°C 10 85°C	TSSOP – DGG	Tape and reel	SN74LVCZ16245ADGGR	LVCZ16245A	
	TVSOP – DGV	Tape and reel	SN74LVCZ16245ADGVR	CW245A	

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated


### description/ordering information (continued)

This device is fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

	FUNCTION TABLE (each 8-bit section)								
	INPUTS OPERATION								
	OE	DIR	OPERATION						
Γ	L	L	B data to A bus						
	L	Н	A data to B bus						
	Н	Х	Isolation						

......

### logic diagram (positive logic)



**To Seven Other Channels** 



SCES278D - JUNE 1999 - REVISED AUGUST 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_{O}$	
(see Notes 1 and 2)	$\dots$ –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	
DGV package	
DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.7	3.6	V	
VIH	High-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V	2		V	
VIL	Low-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V		0.8	V	
VI	VI Input voltage					
Ve	Output veltage	High or low state	0	VCC	V	
Vo	Output voltage	3-state	0	5.5	v	
lou	High-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$		-12	mA		
ЮН		V <sub>CC</sub> = 3 V		-24	ША	
	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
IOL		V <sub>CC</sub> = 3 V		24	I IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate		6	ns/V		
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		150		μs/V	
Т <sub>А</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES278D - JUNE 1999 - REVISED AUGUST 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITION	ONS	Vcc	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.7 V to 3.6 V	V <sub>CC</sub> -0.2				
		10.004		2.7 V	2.2			V	
VOH		$I_{OH} = -12 \text{ mA}$		3 V	2.4			v	
		I <sub>OH</sub> = -24 mA		3 V	2.2				
		I <sub>OL</sub> = 100 μA		2.7 V to 3.6 V			0.2		
VOL		I <sub>OL</sub> = 12 mA	2.7 V			0.4	V		
01		I <sub>OL</sub> = 24 mA		3 V			0.55		
Ιį	Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5	μA		
loff	-	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±5	μA	
loz‡		$V_{O} = 0$ to 5.5 V		3.6 V			±5	μA	
IOZPU	J	$V_{O} = 0.5 V$ to 2.5 V,	OE = don't care	0 to 1.5 V			±5	μA	
IOZPE	)	$V_{O} = 0.5 V$ to 2.5 V,	OE = don't care	1.5 V to 0			±5	μA	
		$V_{I} = V_{CC} \text{ or } GND$		0.01/			60	•	
ICC		$3.6 \text{ V} \leq \text{V}_{\text{I}} \leq 5.5 \text{ V}^{\text{S}}$	IO = 0	3.6 V	60		μA		
∆lcc		One input at $V_{CC}$ – 0.6 V, Other in	puts at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		5		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

 $\ddagger$  For I/O ports, the parameter IOZ includes the input leakage current. \$ This applies in the disabled state only.

### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.7 V	<b>۷</b> С0	; = 3.3 V 0.3 V	UNIT
			MIN MA	K MI	N MAX	
<sup>t</sup> pd	A or B	B or A	4.	2 1.	3 4	ns
ten	OE	A or B	6.	1 1.	4 5.6	ns
<sup>t</sup> dis	OE	A or B	7.	1	2 6.6	ns

### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT	
		(001101)	MIN MAX	MIN	MAX		
<sup>t</sup> pd	A or B	B or A	3.9	1	3.7	ns	
ten	OE	A or B	5.9	1.1	5.4	ns	
<sup>t</sup> dis	OE	A or B	6.7	1.6	6.2	ns	




# SN74LVCZ16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES278D – JUNE 1999 – REVISED AUGUST 2002

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 3.3 V TYP	UNIT	
Cpd		Outputs enabled	f = 10 MHz	42	۶F
Cpa	Power dissipation capacitance per transceiver	Outputs disabled		4	рг



SCES278D - JUNE 1999 - REVISED AUGUST 2002



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.

  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVCZ16245ADGGR	ACTIVE	TSSOP	DGG	40	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	40 to 95	LVCZ16245A	
SN74LVCZ16245ADGGR	ACTIVE	1330P	DGG	48	2000	KONS & Green	NIPDAU	Level-1-200C-UNLIW	-40 to 85	LVCZ16245A	Samples
SN74LVCZ16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CW245A	Samples
											Samples
SN74LVCZ16245ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCZ16245A	Samples
SN74LVCZ16245ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCZ16245A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCZ16245ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCZ16245ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCZ16245ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCZ16245ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCZ16245ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74LVCZ16245ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE




## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVCZ16245ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0048A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated