

# **High-Speed Dual MOSFET Driver**

#### **Features**

- 6 ns Rise and Fall Time with 1000 pF Load
- · 2A Peak Output Source/Sink Current
- · 1.2V to 5V Input CMOS Compatible
- · 4.5V to 13V Single Positive Supply Voltage
- · Smartlogic Threshold
- · Low-Jitter Design
- · Two Matched Channels
- · Outputs can Swing Below Ground
- · Low-Inductance Package
- · Thermally Enhanced Package

#### **Applications**


- · Medical Ultrasound Imaging
- · Piezoelectric Transducer Drivers
- · Non-Destructive Testing
- PIN Diode Drivers
- · CCD Clock Drivers/Buffers
- · High-Speed Level Translators

#### **General Description**


The MD1210 is a high-speed, dual-MOSFET driver. It is designed to drive high-voltage P-channel and N-channel MOSFETs for medical ultrasound and other applications requiring a high output current for a capacitive load. The high-speed input stage of the MD1210 can operate from 1.2V to 5V logic interface with an optimum operating input signal range of 1.8V to 3.3V. An adaptive threshold circuit is used to set the level translator switch threshold to the average of the input logic 0 and logic 1 levels. The input logic levels may be ground referenced even though the driver is putting out bipolar signals. The level translator uses a proprietary circuit, which provides DC coupling together with high-speed operation.

 $V_{DD1},\,V_{DD2}$  and  $V_{H}$  should be connected to the positive supply voltage, and  $V_{SS1},\,V_{SS2}$  and  $V_{L}$  should be connected to 0V or ground. The GND pin is the logic control input signal digital ground. The output stage is capable of peak currents of up to  $\pm 2A,$  depending on the supply voltages used and load capacitance present.


The OE pin serves a dual purpose. First, its logic H level is used to compute the threshold voltage level for the channel input level translators. Second, when OE is low, the outputs are disabled with the A output high and the B output low. This assists in properly pre-charging the AC coupling capacitors that may be used in series in the gate drive circuit of an external PMOS and NMOS transistor pair.



# **Functional Block Diagram**



# **Typical Application Circuit**



### 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings†**

Supply Voltage—V <sub>DD1</sub> , V <sub>DD2</sub> , V <sub>H</sub>	–0.5V to +13.5V
Supply Voltage—V <sub>SS1</sub> , V <sub>SS2</sub> , V <sub>I</sub>	
Logic Input Levels	
Maximum Junction Temperature, T <sub>.I</sub>	
Operating Ambient Temperature, T <sub>A</sub>	
Storage Temperature, T <sub>S</sub>	
ESD Rating (Note 1)	

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Device is ESD sensitive. Handling precautions are recommended.

#### DC ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Over operating conditions unless otherwise specified,  $V_H = V_{DD1} = V_{DD2} = 12V$ ,  $V_L = V_{SS1} = V_{SS2} = 0V$ ,  $V_{OE} = 3.3V$ ,  $V_A = 25^{\circ}C$ .

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}$	4.5	_	13	V	
Output High Supply Voltage	V <sub>H</sub>	V <sub>SS</sub> +2	_	$V_{DD}$	V	
Output Low Supply Voltage	$V_{L}$	0	_	V <sub>DD</sub> –2	V	
V <sub>DD1</sub> Quiescent Current	I <sub>DD1Q</sub>	_	0.55	_	mA	
V <sub>DD2</sub> Quiescent Current	I <sub>DD2Q</sub>	_	_	10	μΑ	No input transitions
V <sub>H</sub> Quiescent Current	I <sub>HQ</sub>	_	_	10	μΑ	
V <sub>DD1</sub> Average Current	I <sub>DD1</sub>	_	0.88		mA	One showed on at 5 MHz
V <sub>DD2</sub> Average Current	I <sub>DD2</sub>	_	6.6		mA	One channel on at 5 MHz, no load
V <sub>H</sub> Average Current	I <sub>H</sub>	_	23		mA	The read
Input Logic Voltage High	$V_{IH}$	V <sub>OE</sub> -0.3	_	5	V	
Input logic Voltage Low	$V_{IL}$	0	_	0.3	V	For logic inputs INA and INB
Input Logic Current High	I <sub>IH</sub>		_	1	μΑ	To logic inputs invalid into
Input Logic Current Low	I <sub>IL</sub>	_	_	1	μΑ	
OE Input Logic Voltage High	$V_{IH}$	1.2	_	5	V	
OE Input Logic Voltage Low	$V_{IL}$	0	_	0.3	V	For logic input OE
OE Input Logic Impedance to GND	R <sub>IN</sub>	12	20	30	kΩ	To logic input of
Logic Input Capacitance	C <sub>IN</sub>	_	5	10	рF	All inputs
Output Sink Resistance	R <sub>SINK</sub>	_	_	12.5	Ω	I <sub>SINK</sub> = 50 mA
Output Source Resistance	R <sub>SOURCE</sub>	_	_	12.5	Ω	I <sub>SOURCE</sub> = 50 mA
Peak Output Sink Current	I <sub>SINK</sub>	_	2	_	Α	
Peak Output Source Current	I <sub>SOURCE</sub>	_	2	_	Α	

# **AC ELECTRICAL CHARACTERISTICS**

<b>Electrical Specifications:</b> $V_H = V_{DD1} = V_{DD2} = 12V$ , $V_L = V_{SS1} = V_{SS2} = 0V$ , $V_{OE} = 3.3V$ , $T_A = 25^{\circ}C$ .										
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions				
Inputs or OE Rise and Fall Time	t <sub>irf</sub>	_	_	10	ns	Logic input edge speed requirement				
Propagation Delay when Output is from Low to High	t <sub>PLH</sub>	_	7	_	ns	C <sub>LOAD</sub> = 1000 pF, input signal rise/fall time of 2 ns (See Tim-				
Propagation Delay when Output is from High to Low	t <sub>PHL</sub>	_	7	_	ns	ing Diagram and Figure 3-1.)				
Propagation Delay OE to Outputs	t <sub>POE</sub>	_	9	_	ns	C <sub>LOAD</sub> = 1000 pF, input signal				
Output Rise Time	t <sub>r</sub>	_	6	_	ns	rise/fall time of 2 ns (See Tim- ing Diagram.)				
Output Fall Time	t <sub>f</sub>	_	6	_	ns	ing Diagram.)				
Rise and Fall Time Matching	l t <sub>r</sub> –t <sub>f</sub> l	_	1	_	ns					
Propagation Low to High and High-to-Low Matching	l t <sub>PLH</sub> -t <sub>PHL</sub> l		1	_	ns	For each channel				
Propagation Delay Match	Δt <sub>dm</sub>	_	±2	_	ns	Device-to-device delay match				

# **TEMPERATURE SPECIFICATIONS**

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions				
TEMPERATURE RANGE										
Maximum Junction Temperature	TJ	_	_	+125	°C					
Operating Ambient Temperature	T <sub>A</sub>	-20	_	+85	°C					
Storage Temperature	T <sub>S</sub>	-65	_	+150	°C					
PACKAGE THERMAL RESISTANCE										
12-lead QFN	$\theta_{JA}$	_	32	_	°C/W	Note 1				
Thermal Resistance to Case	$\theta_{JC}$	_	7	_	°C/W					

Note 1: 1 oz. 4-layer 3" x 4" PCB with thermal pad and thermal via array

# **MD1210**

# **Timing Diagram**




TABLE 1-1: TRUTH FUNCTION TABLE

	Logic Input	Output				
OE	INA	INB	OUTA	OUTB		
Н	L	L	V <sub>H</sub>	$V_{H}$		
Н	L	Н	$V_{H}$	$V_{L}$		
Н	Н	L	$V_{L}$	$V_{H}$		
Н	Н	Н	$V_{L}$	V <sub>L</sub>		
L	Х	X	V <sub>H</sub>	$V_{L}$		

## 2.0 PIN DESCRIPTION

The details on the pins of MD1210 are listed on Table 2-1. See **Package Type** for the location of pins.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description
1	INA	Logic input. Controls OUTA when OE is high. Input logic high will cause the output to swing to VL. Input logic low will cause the output to swing to VH. (See Figure 3-2.)
2	VL	Supply voltage for N-channel output stage
3	INB	Logic input. Controls OUTB when OE is high. Input logic high will cause the output to swing to VL. Input logic low will cause the output to swing to VH. (See Figure 3-2.)
4	GND	Logic input ground reference
5	VSS1	Low-side analog circuit and level shifter supply voltage. Should be at the same potential as VSS2. Thermal Pad and Pin 5 must be connected externally.
6	VSS2	Low-side gate drive supply voltage.
7	OUTB	Output driver. Swings from VH to VL. Intended to drive the gate of an external N-channel MOSFET via a series capacitor. When OE is low, the output is disabled. OUTB will swing to VL turning off the external N-channel MOSFET.
8	VH	Supply voltage for P-channel output stage
9	OUTA	Output driver. Swings from VH to VL. Intended to drive the gate of an external P-channel MOSFET via a series capacitor. When OE is low, the output is disabled. OUTA will swing to VH, turning off the external P-channel MOSFET.
10	VDD2	High-side gate drive supply voltage.
11	VDD1	High-side analog circuit and level shifter supply voltage. Should be at the same potential as VDD2.
12	OE	Output-enable logic input. When OE is high, $(V_{OE} + V_{GND})/2$ sets the threshold transition between logic level high and low for INA and INB. When OE is low, OUTA is at VH and OUTB is at VL regardless of INA and INB.
Therma	al Pad	Should be connected externally to pin 5

### 3.0 APPLICATION INFORMATION

For proper operation of the MD1210, low-inductance bypass capacitors should be used on the various supply pins. The GND input pin should be connected to the digital ground. The INA, INB and OE pins should be connected to their logic source with a swing of GND to logic level high, which is 1.2V to 5V. Good trace practices should be followed corresponding to the desired operating speed. The internal circuitry of the MD1210 is capable of operating up to 100 MHz, with the primary speed limitation being the loading effect of the load capacitance. Because of this speed and the high transient currents due to the capacitive loads, the bypass capacitors should be as close to the chip pins as possible. The  $V_{SS1}$ ,  $V_{SS2}$ , and  $V_L$  pins should have direct low-inductance feed-through connections to a ground plane. The power connections  $V_{DD1}$  and  $V_{DD2}$ should have a ceramic bypass capacitor to the ground plane with short leads and decoupling components to prevent resonance in the power leads. A common capacitor and voltage source may be used for these two pins, which should always have the same DC voltage applied. For applications sensitive to jitter and noise, separate decoupling networks may be used for  $V_{DD1}$  and  $V_{DD2}$ .




FIGURE 3-1: Propagation Delay.

The  $V_H$  and  $V_L$  can draw fast transient currents of up to 2A, so they should be provided with a suitable bypass capacitor located next to the chip pins. A ceramic capacitor of up to 1  $\mu F$  may be appropriate, with a series ferrite bead to prevent resonance in the power supply lead coming to the capacitor.




FIGURE 3-2: Logic Input Threshold.

Pay particular attention to minimizing trace lengths and using sufficient trace width to reduce inductance. Surface-mount components are highly recommended. Since the output impedance of this driver is very low, in some cases, it may be desirable to add a small series resistor in series with the output signal to obtain better waveform integrity at the load terminals.

This will reduce the output voltage slew rate at the terminals of a capacitive load. Focus on parasitic coupling from the driver output to the input signal terminals. This feedback may cause oscillations or spurious waveform shapes on the edges of signal transitions. Since the input operates with signals down to 1.2V, even small coupled voltages may cause problems. The use of a solid ground plane and good power and signal layout practices will prevent this problem. Make sure that the circulating ground return current from a capacitive load will not react with common inductance and cause noise voltages in the input logic circuitry.

## 4.0 PACKAGING INFORMATION

## 4.1 Package Marking Information

12-lead QFN

XXXXXX XXXXXX @YYWW NNN Example

MD 1210K6 <sup>3</sup>2020 784

**Legend:** XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

# 12-Lead QFN Package Outline (K6)

4.00x4.00mm body, 1.00mm height (max), 0.80mm pitch



Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging. Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

  Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.

  The inner tip of the lead may be either rounded or square.

Symbo	ol	Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.80	0.00		0.25	3.85*	0.75	3.85*	0.75		0.35	0.00	<b>0</b> o
Dimension (mm)	NOM	0.90	0.02	0.20 REF	0.30	4.00	1.70	4.00	1.70	0.80 BSC	0.55	-	-
()	MAX	1.00	0.05		0.35	4.15*	2.25	4.15*	2.25		0.75	0.15	14º

JEDEC Registration MO-220, Variation VGGB, Issue K, June 2006.

\* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

## **APPENDIX A: REVISION HISTORY**

## **Revision A (January 2020)**

- Converted Supertex Doc# DSFP-MD1210 to Microchip DS20005694A
- Updated the quantity of the 12-lead QFN K6 package from 3000/Reel to 5000/Reel to align it with the actual BQM
- Made minor text changes throughout the document

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	XX		- <u>X</u> - <u>X</u>	Example:		
Device	Package Options		Environmental Media Type	a)	MD1210K6-G:	High-Speed Dual MOSFET Driver 12- lead (4x4) QFN, 5000/Reel
Device:	MD1210	=	High-Speed Dual MOSFET Driver			
Package:	K6	=	12-lead (4x4) QFN			
Environmental:	G	=	Lead (Pb)-free/RoHS-compliant Package			
Media Type:	(blank)	=	5000/Reel for a K6 Package			

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKiT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5501-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou

Tel: 86-20-8755-8029 China - Hangzhou

Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou

Tel: 86-186-6233-1526 China - Wuhan

Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820