RENESAS

## HIGH-SPEED 3.3V 64K x 8 DUAL-PORT STATIC RAM

70V08L

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
  - *Commercial: 15ns (max.)*
  - *Industrial: 20ns (max.)*
- Low-power operation
  - *IDT70V08L*
    Active: 550mW (typ.)
    Standby: 1mW (typ.)
- Dual chip enables allow for depth expansion without external logic
- IDT70V08 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

- $M/\overline{S}$ = V_{IH} for $\overline{BUSY}$ output flag on Master, $M/\overline{S}$ = V_{IL} for $\overline{BUSY}$ input on Slave
- Busy and Interrupt Flags
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP
- Industrial temperature range (–40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram

3740 drw 01

NOTES:
1. $\overline{BUSY}$ is an input as a Slave ($M/\overline{S}$-V_{IL}) and an output when it is a Master ($M/\overline{S}$-V_{IH}).
2. $\overline{BUSY}$ and $\overline{INT}$ are non-tri-state totem-pole outputs (push-pull).

MAY 2019

1

DSC-3740/11

Description

The IDT70V08 is a high-speed 64K x 8 Dual-Port Static RAM. The IDT70V08 is designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either $\overline{CE}_0$ or CE_1) permit the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 550mW of power.

The IDT70V08 is packaged in a 100-pin Thin Quad Flatpack (TQFP).

Pin Configurations[1,2,3]

Top edge pins (left to right): NC, NC, A7R, A8R, A9R, A10R, A11R, A12R, A13R, A14R, A15R, NC, Vss, NC, NC, NC, NC, $\overline{CE}_{0R}$, $\overline{CE}_{1R}$, $\overline{SEM}_R$, $R/\overline{W}_R$, $\overline{OE}_R$, Vss, Vss, NC

Left side pins (76–100):
- 76 NC
- 77 NC
- 78 A6R
- 79 A5R
- 80 A4R
- 81 A3R
- 82 A2R
- 83 A1R
- 84 A0R
- 85 $\overline{INT}_R$
- 86 $\overline{BUSY}_R$
- 87 $M/\overline{S}$
- 88 Vss
- 89 $\overline{BUSY}_L$
- 90 $\overline{INT}_L$
- 91 NC
- 92 A0L
- 93 A1L
- 94 A2L
- 95 A3L
- 96 A4L
- 97 A5L
- 98 A6L
- 99 NC
- 100 NC

Center label: IDT 70V08 PNG100[4] — 100-Pin TQFP Top View

Right side pins (50–26):
- 50 NC
- 49 NC
- 48 NC
- 47 I/O7R
- 46 I/O6R
- 45 I/O5R
- 44 I/O4R
- 43 I/O3R
- 42 VDD
- 41 I/O2R
- 40 I/O1R
- 39 I/O0R
- 38 Vss
- 37 VDD
- 36 I/O0L
- 35 I/O1L
- 34 Vss
- 33 I/O2L
- 32 I/O3L
- 31 I/O4L
- 30 I/O5L
- 29 I/O6L
- 28 I/O7L
- 27 NC
- 26 Vss

Bottom edge pins (1–25, left to right): NC, NC, A7L, A8L, A9L, A10L, A11L, A12L, A13L, A14L, A15L, NC, VDD, NC, NC, NC, NC, $\overline{CE}_{0L}$, CE_{1L}, $\overline{SEM}_L$, $R/\overline{W}_L$, $\overline{OE}_L$, Vss, NC, NC

3740 drw 02

NOTES:
1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial & Industrial	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	DC Output Current	50	mA

3740 tbl 01

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq$ 20mA for the period of $V_{TERM} \geq$ Vcc + 0.3V.

Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$, CE1L	$\overline{CE}_{0R}$, CE1R	Chip Enables
R/$\overline{W}_L$	R/$\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A0L - A15L	A0R - A15R	Address
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output
$\overline{SEM}_L$	$\overline{SEM}_R$	Semaphore Enable
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
M/$\overline{S}$		Master or Slave Select
VDD		Power (3.3V)
VSS		Ground (0V)

3740 tbl 04

Maximum Operating Temperature and Supply Voltage[1]

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	3.3V $\pm$ 0.3V
Industrial	-40°C to +85°C	0V	3.3V $\pm$ 0.3V

3740 tbl 02

NOTES:
1. This is the parameter T_A. This is the "instant on" case temperature.

Capacitance[1] (T_A = +25°C, f = 1.0mhz)

Symbol	Parameter	Conditions[2]	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	9	pF
C_{OUT}	Output Capacitance	V_{OUT} = 3dV	10	pF

3740 tbl 03

NOTES:
1. This parameter is determined by device characterization but is not production tested.
2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
VSS	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.0	—	VDD+0.3[2]	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.8	V

3740 tbl 05

NOTES:
1. $V_{IL} \geq$ -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed Vcc + 0.3V.

Truth Table I – Chip Enable[1,2]

$\overline{CE}$	$\overline{CE_0}$	CE_1	Mode
L	V_{IL}	V_{IH}	Port Selected (TTL Active)
	$\leq 0.2V$	$\geq V_{CC}$ -0.2V	Port Selected (CMOS Active)
H	V_{IH}	X	Port Deselected (TTL Inactive)
	X	V_{IL}	Port Deselected (TTL Inactive)
	$\geq V_{CC}$ -0.2V	X[3]	Port Deselected (CMOS Inactive)
	X[3]	$\leq 0.2V$	Port Deselected (CMOS Inactive)

3740 tbl 06

NOTES:
1. Chip Enable references are shown above with the actual $\overline{CE_0}$ and CE_1 levels; $\overline{CE}$ is a reference only.
2. 'H' = V_{IH} and 'L' = V_{IL}.
3. CMOS standby requires 'X' to be either $\leq 0.2V$ or $\geq V_{CC}$-0.2V.

Truth Table II – Non-Contention Read/Write Control

Inputs[1]				Outputs	
$\overline{CE}$[2]	$R/\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O_{0-7}	Mode
H	X	X	H	High-Z	Deselected: Power-Down
L	L	X	H	$DATA_{IN}$	Write to Memory
L	H	L	H	$DATA_{OUT}$	Read Memory
X	X	H	X	High-Z	Outputs Disabled

3740 tbl 07

NOTES:
1. A_{0L} — $A_{15L} \neq A_{0R}$ — A_{15R}
2. Refer to Chip Enable Truth Table.

Truth Table III – Semaphore Read/Write Control[1]

Inputs[1]				Outputs	
$\overline{CE}$[2]	$R/\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O_{0-7}	Mode
H	H	L	L	$DATA_{OUT}$	Read Semaphore Flag Data Out
H	↑	X	L	$DATA_{IN}$	Write I/O_0 into Semaphore Flag
L	X	X	L	——	Not Allowed

3740 tbl 08

NOTES:
1. There are eight semaphore flags written to I/O_0 and read from all the I/Os (I/O_0-I/O_7). These eight semaphore flags are addressed by A_0-A_2.
2. Refer to Chip Enable Truth Table.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	70V08S Min.	70V08S Max.	70V08L Min.	70V08L Max.	Unit
$|I_{LI}|$	Input Leakage Current[1]	V_{DD} = 3.6V, V_{IN} = 0V to V_{DD}	—	10	—	5	µA
$|I_{LO}|$	Output Leakage Current	$\overline{CE}$[2] = V_{IH}, V_{OUT} = 0V to V_{DD}	—	10	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = +4mA	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -4mA	2.4	—	2.4	—	V

3740 tbl 09

NOTES:
1. At $V_{DD} \leq$ 2.0V, input leakages are undefined.
2. Refer to Chip Enable Truth Table.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[1,6] (V_{DD} = 3.3V ± 0.3V)

Symbol	Parameter	Test Condition	Version		70V08X15 Com'l Only Typ.[2]	Max	70V08X20 Com'l & Ind Typ.[2]	Max	Unit
I_{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V_{IL}, Outputs Disabled $\overline{SEM}$ = V_{IH} f = f_{MAX}[3]	COM'L	S L	170 170	260 225	165 165	255 220	mA
			IND	S L	— —	— —	— 165	— 280	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ = $\overline{CE}_R$ = V_{IH} $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH} f = f_{MAX}[3]	COM'L	S L	44 44	70 60	39 39	60 50	mA
			IND	S L	— —	— —	— 39	— 65	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_{"A"}$ = V_{IL} and $\overline{CE}_{"B"}$ = V_{IH}[5] Active Port Outputs Disabled, f=f_{MAX}[3] $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH}	COM'L	S L	115 115	160 145	105 105	155 140	mA
			IND	S L	— —	— —	— 105	— 155	
I_{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DD}$ - 0.2V $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0[4] SEM_R = $SEM_L \geq V_{DD}$ - 0.2V	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	mA
			IND	S L	— —	— —	— 0.2	— 6	
I_{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}_{"A"} \leq$ 0.2V and $\overline{CE}_{"B"} \geq V_{DD}$ - 0.2V[5] $\overline{SEM}_R$ = $\overline{SEM}_L \geq V_{DD}$ - 0.2V $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V Active Port Outputs Disabled f = f_{MAX}[3]	COM'L	S L	115 115	155 140	105 105	150 135	mA
			IND	S L	— —	— —	— 105	— 150	

3740 tbl 10a

NOTES:
1. 'X' in part numbers indicates power rating (S or L)
2. V_{DD} = 3.3V, T_A = +25°C, and are not production tested. I_{DD} DC = 90mA (Typ.)
3. At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
6. Refer to Chip Enable Truth Table.

© 2019 Renesas Electronics Corporation

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[1,6] (V_{DD} = 3.3V ± 0.3V)

Symbol	Parameter	Test Condition	Version		70V08X25 Com'l Only Typ.[2]	Max	70V08X35 Com'l Only Typ.[2]	Max	Unit
I_{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V_{IL}, Outputs Disabled $\overline{SEM}$ = V_{IH} f = f$_{MAX}$[3]	COM'L	S L	120 120	205 170	110 110	195 160	mA
			IND	S L	— —	— —	— —	— —	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ = $\overline{CE}_R$ = V_{IH} $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH} f = f$_{MAX}$[3]	COM'L	S L	17 15	45 40	15 13	40 35	mA
			IND	S L	— —	— —	— —	— —	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$"A" = V_{IL} and $\overline{CE}$"B" = V_{IH}[5] Active Port Outputs Disabled, f=f$_{MAX}$[3] $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH}	COM'L	S L	60 60	115 100	50 50	105 90	mA
			IND	S L	— —	— —	— —	— —	
I_{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R$ ≥ V_{DD} - 0.2V V_{IN} ≥ V_{DD} - 0.2V or V_{IN} ≤ 0.2V, f = 0[4] SEM$_R$ = SEM$_L$ ≥ V_{CC} - 0.2V	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	mA
			IND	S L	— —	— —	— —	— —	
I_{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}$"A" ≤ 0.2V and $\overline{CE}$"B" ≥ V_{DD} - 0.2V[5] $\overline{SEM}_R$ = $\overline{SEM}_L$ ≥ V_{DD} - 0.2V V_{IN} ≥ V_{DD} - 0.2V or V_{IN} ≤ 0.2V Active Port Outputs Disabled f = f$_{MAX}$[3]	COM'L	S L	70 70	110 95	60 60	100 85	mA
			IND	S L	— —	— —	— —	— —	

3740 tbl 10b

NOTES:
1. 'X' in part numbers indicates power rating (S or L)
2. V_{DD} = 3.3V, T_A = +25°C, and are not production tested. I_{DD} DC = 90mA (Typ.)
3. At f = f$_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t$_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
6. Refer to Chip Enable Truth Table.

AC Test Conditions

|	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

3740 tbl 11

Figure 1. AC Output Load

3740 drw 03

Figure 2. Output Test Load
(for t$_{LZ}$, t$_{HZ}$, t$_{WZ}$, t$_{OW}$)
* Including scope and jig.

3740 drw 04

© 2019 Renesas Electronics Corporation

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[4]

Symbol	Parameter	70V08X15 Com'l Only		70V08X20 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t_{RC}	Read Cycle Time	15	—	20	—	ns
t_{AA}	Address Access Time	—	15	—	20	ns
t_{ACE}	Chip Enable Access Time[3]	—	15	—	20	ns
t_{AOE}	Output Enable Access Time	—	10	—	12	ns
t_{OH}	Output Hold from Address Change	3	—	3	—	ns
t_{LZ}	Output Low-Z Time[1,2]	3	—	3	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	12	—	12	ns
t_{PU}	Chip Enable to Power Up Time[2,5]	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time[2,5]	—	15	—	20	ns
t_{SOP}	Semaphore Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	10	—	10	—	ns
t_{SAA}	Semaphore Address Access Time	—	15	—	20	ns

3740 tbl 12a

Symbol	Parameter	70V08X25 Com'l Only		70V08X35 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t_{RC}	Read Cycle Time	25	—	35	—	ns
t_{AA}	Address Access Time	—	25	—	35	ns
t_{ACE}	Chip Enable Access Time[3]	—	25	—	35	ns
t_{AOE}	Output Enable Access Time	—	15	—	20	ns
t_{OH}	Output Hold from Address Change	3	—	3	—	ns
t_{LZ}	Output Low-Z Time[1,2]	3	—	3	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	15	—	20	ns
t_{PU}	Chip Enable to Power Up Time[2,5]	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time[2,5]	—	25	—	45	ns
t_{SOP}	Semaphore Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	15	—	15	—	ns
t_{SAA}	Semaphore Address Access Time	—	35	—	45	ns

3740 tbl 12b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}.
4. 'X' in part numbers indicates power rating (S or L).
5. Refer to Chip Enable Truth Table.

Waveform of Read Cycles[5]

3740 drw 05

NOTES:
1. Timing depends on which signal is asserted last, $\overline{OE}$ or $\overline{CE}$.
2. Timing depends on which signal is de-asserted first $\overline{CE}$ or $\overline{OE}$.
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{BUSY}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. $\overline{SEM}$ = V_{IH}.
6. Refer to Chip Enable Truth Table.

Timing of Power-Up Power-Down

3740 drw 06

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage[5]

Symbol	Parameter	70V08X15 Com'l Only		70V08X20 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t_{WC}	Write Cycle Time	15	—	20	—	ns
t_{EW}	Chip Enable to End-of-Write[3]	12	—	15	—	ns
t_{AW}	Address Valid to End-of-Write	12	—	15	—	ns
t_{AS}	Address Set-up Time[3]	0	—	0	—	ns
t_{WP}	Write Pulse Width	12	—	15	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	10	—	15	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	10	—	10	ns
t_{DH}	Data Hold Time[4]	0	—	0	—	ns
t_{WZ}	Write Enable to Output in High-Z[1,2]	—	10	—	10	ns
t_{OW}	Output Active from End-of-Write[1,2,4]	0	—	0	—	ns
t_{SWRD}	$\overline{SEM}$ Flag Write to Read Time	5	—	5	—	ns
t_{SPS}	$\overline{SEM}$ Flag Contention Window	5	—	5	—	ns

3740 tbl 13a

| Symbol	Parameter	70V08X25 Com'l Only		70V08X35 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t_{WC}	Write Cycle Time	25	—	35	—	ns
t_{EW}	Chip Enable to End-of-Write[3]	20	—	30	—	ns
t_{AW}	Address Valid to End-of-Write	20	—	30	—	ns
t_{AS}	Address Set-up Time[3]	0	—	0	—	ns
t_{WP}	Write Pulse Width	20	—	25	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	15	—	20	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	15	—	20	ns
t_{DH}	Data Hold Time[4]	0	—	0	—	ns
t_{WZ}	Write Enable to Output in High-Z[1,2]	—	15	—	20	ns
t_{OW}	Output Active from End-of-Write[1,2,4]	0	—	0	—	ns
t_{SWRD}	$\overline{SEM}$ Flag Write to Read Time	5	—	5	—	ns
t_{SPS}	$\overline{SEM}$ Flag Contention Window	5	—	5	—	ns

3740 tbl 13b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/$\overline{W}$ Controlled Timing[1,5,8]

3740 drw 07

Timing Waveform of Write Cycle No. 2, $\overline{CE}$ Controlled Timing[1,5]

3740 drw 08

NOTES:
1. R/$\overline{W}$ or $\overline{CE}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a LOW $\overline{CE}$ and a LOW R/$\overline{W}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or R/$\overline{W}$ (or $\overline{SEM}$ or R/$\overline{W}$) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{CE}$ or $\overline{SEM}$ LOW transition occurs simultaneously with or after the R/$\overline{W}$ LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{CE}$ or R/$\overline{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If $\overline{OE}$ is LOW during R/$\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If $\overline{OE}$ is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
9. To access RAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. t_{EW} must be met for either condition.
10. Refer to Chip Enable Truth Table.

Timing Waveform of Semaphore Read after Write Timing, Either Side[1]

3740 drw 09

NOTES:
1. $\overline{CE}$ = V_{IH} for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table).
2. DATA_OUT VALID represents I/O_{0-7} equal to semaphore value.

Timing Waveform of Semaphore Write Contention[1,3,4]

3740 drw 10

NOTES:
1. D_{OR} = D_{OL} = V_{IL}, $\overline{CE}_L$ = $\overline{CE}_R$ = V_{IH} (Refer to Chip Enable Truth Table).
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
3. This parameter is measured from R/$\overline{W}$"A" or $\overline{SEM}$"A" going HIGH to R/$\overline{W}$"B" or $\overline{SEM}$"B" going HIGH.
4. If t_{SPS} is not satisfied, there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[6]

Symbol	Parameter	70V08X15 Com'l Only		70V08X20 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
$\overline{BUSY}$ TIMING (M/$\overline{S}$=V$_{IH}$)						
t_{BAA}	$\overline{BUSY}$ Access Time from Address Match	—	15	—	20	ns
t_{BDA}	$\overline{BUSY}$ Disable Time from Address Not Matched	—	15	—	20	ns
t_{BAC}	$\overline{BUSY}$ Access Time from Chip Enable Low	—	15	—	20	ns
t_{BDC}	$\overline{BUSY}$ Access Time from Chip Enable High	—	15	—	20	ns
t_{APS}	Arbitration Priority Set-up Time[2]	5	—	5	—	ns
t_{BDD}	$\overline{BUSY}$ Disable to Valid Data[3]	—	17	—	35	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	12	—	15	—	ns
$\overline{BUSY}$ TIMING (M/$\overline{S}$=V$_{IL}$)						
t_{WB}	$\overline{BUSY}$ Input to Write[4]	0	—	0	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	12	—	15	—	ns
PORT-TO-PORT DELAY TIMING						
t_{WDD}	Write Pulse to Data Delay[1]	—	30	—	45	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	25	—	30	ns

3740 tbl 14a

Symbol	Parameter	70V08X25 Com'l Only		70V08X35 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
$\overline{BUSY}$ TIMING (M/$\overline{S}$=V$_{IH}$)						
t_{BAA}	$\overline{BUSY}$ Access Time from Address Match	—	25	—	35	ns
t_{BDA}	$\overline{BUSY}$ Disable Time from Address Not Matched	—	25	—	35	ns
t_{BAC}	$\overline{BUSY}$ Access Time from Chip Enable Low	—	25	—	35	ns
t_{BDC}	$\overline{BUSY}$ Access Time from Chip Enable High	—	25	—	35	ns
t_{APS}	Arbitration Priority Set-up Time[2]	5	—	5	—	ns
t_{BDD}	$\overline{BUSY}$ Disable to Valid Data[3]	—	35	—	40	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	20	—	25	—	ns
$\overline{BUSY}$ TIMING (M/$\overline{S}$=V$_{IL}$)						
t_{WB}	$\overline{BUSY}$ Input to Write[4]	0	—	0	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	20	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
t_{WDD}	Write Pulse to Data Delay[1]	—	55	—	65	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	50	—	60	ns

3740 tbl 14b

NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{BUSY}$ (M/S = V$_{IH}$)".
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} – t_{WP} (actual), or t_{DDD} – t_{DW} (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}$ (M/$\overline{\text{S}}$ = V$_{IH}$)[2,4,5]


3740 drw 11

NOTES:
1. To ensure that the earlier of the two ports wins. t$_{APS}$ is ignored for M/$\overline{\text{S}}$ = V$_{IL}$ (SLAVE).
2. $\overline{\text{CE}}_L$ = $\overline{\text{CE}}_R$ = V$_{IL}$, refer to Chip Enable Truth Table.
3. $\overline{\text{OE}}$ = V$_{IL}$ for the reading port.
4. If M/$\overline{\text{S}}$ = V$_{IL}$ (slave), $\overline{\text{BUSY}}$ is an input. Then for this example $\overline{\text{BUSY}}$"A" = V$_{IH}$ and $\overline{\text{BUSY}}$"B" input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with $\overline{\text{BUSY}}$ (M/$\overline{\text{S}}$ = V$_{IL}$)

3740 drw 12

NOTES:
1. t$_{WH}$ must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).
2. $\overline{\text{BUSY}}$ is asserted on port "B" blocking R/$\overline{\text{W}}$"B", until $\overline{\text{BUSY}}$"B" goes HIGH.
3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing (M/$\overline{\text{S}}$ = V$_{IH}$)[1,3]

ADDR"A" and "B"

ADDRESSES MATCH

$\overline{\text{CE}}$"A"

t_{APS}[2]

$\overline{\text{CE}}$"B"

t_{BAC} t_{BDC}

$\overline{\text{BUSY}}$"B"

3740 drw 13

Waveform of $\overline{\text{BUSY}}$ Arbitration Cycle Controlled by Address Match Timing (M/$\overline{\text{S}}$ = V$_{IH}$)[1]

ADDR"A"

ADDRESS "N"

t_{APS}[2]

ADDR"B"

MATCHING ADDRESS "N"

t_{BAA} t_{BDA}

$\overline{\text{BUSY}}$"B"

3740 drw 14

NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If t_{APS} is not satisfied, the $\overline{\text{BUSY}}$ signal will be asserted on one side or another but there is no guarantee on which side $\overline{\text{BUSY}}$ will be asserted.
3. Refer to Chip Enable Truth Table.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[1]

Symbol	Parameter	70V08X15 Com'l Only		70V08X20 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t_{AS}	Address Set-up Time	0	—	0	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{INS}	Interrupt Set Time	—	15	—	20	ns
t_{INR}	Interrupt Reset Time	—	25	—	20	ns

3740 tbl 15a

Symbol	Parameter	70V08X25 Com'l Only		70V08X35 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t_{AS}	Address Set-up Time	0	—	0	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{INS}	Interrupt Set Time	—	25	—	30	ns
t_{INR}	Interrupt Reset Time	—	30	—	35	ns

3740 tbl 15b

NOTES:
1. 'X' in part numbers indicates power rating (S or L).

Waveform of Interrupt Timing[1,5]

3740 drw 15

3740 drw 16

NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. Refer to Interrupt Truth Table.
3. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is asserted last.
4. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is de-asserted first.
5. Refer to Chip Enable Truth Table.

Truth Tables

Truth Table IV — Interrupt Flag[1,4,5]

Left Port					Right Port					
R/$\overline{W}_L$	$\overline{CE}_L$	$\overline{OE}_L$	A_{15L}-A_{0L}	$\overline{INT}_L$	R/$\overline{W}_R$	$\overline{CE}_R$	$\overline{OE}_R$	A_{15R}-A_{0R}	$\overline{INT}_R$	Function
L	L	X	FFFF	X	X	X	X	X	L[2]	Set Right INT_R Flag
X	X	X	X	X	X	L	L	FFFF	H[3]	Reset Right INT_R Flag
X	X	X	X	L[3]	L	L	X	FFFE	X	Set Left INT_L Flag
X	L	L	FFFE	H[2]	X	X	X	X	X	Reset Left INT_L Flag

3740 tbl 16

NOTES:
1. Assumes $\overline{BUSY}_L$ = $\overline{BUSY}_R$ =V_{IH}.
2. If $\overline{BUSY}_L$ = V_{IL}, then no change.
3. If $\overline{BUSY}_R$ = V_{IL}, then no change.
4. $\overline{INT}_L$ and $\overline{INT}_R$ must be initialized at power-up.
5. Refer to Chip Enable Truth Table.

Truth Table V — Address $\overline{BUSY}$ Arbitration[4]

Inputs			Outputs		
$\overline{CE}_L$	$\overline{CE}_R$	A_{0L}-A_{15L} A_{0R}-A_{15R}	$\overline{BUSY}_L$[1]	$\overline{BUSY}_R$[1]	Function
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit[3]

3740 tbl 17

NOTES:
1. Pins $\overline{BUSY}_L$ and $\overline{BUSY}_R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{BUSY}$ outputs on the IDT70V08 are push-pull, not open drain outputs. On slaves the $\overline{BUSY}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either $\overline{BUSY}_L$ or $\overline{BUSY}_R$ = LOW will result. $\overline{BUSY}_L$ and $\overline{BUSY}_R$ outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{BUSY}_L$ outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{BUSY}_R$ outputs are driving LOW regardless of actual logic level on the pin.
4. Refer to Chip Enable Truth Table.

Truth Table VI — Example of Semaphore Procurement Sequence[1,2,3]

Functions	D_0 - D_7 Left	D_0 - D_7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

3740 tbl 18

NOTES:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V08.
2. There are eight semaphore flags written to via I/O$_0$ and read from all I/O's (I/O$_0$-I/O$_7$). These eight semaphores are addressed by A$_0$ - A$_2$.
3. $\overline{CE}$ = V$_{IH}$, $\overline{SEM}$ = V$_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V08 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V08 has an automatic power down feature controlled by $\overline{CE}$. The $\overline{CE}_0$ and CE$_1$ control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}_L$) is asserted when the right port writes to memory location FFFE (HEX), where a write is defined as $\overline{CE}_R$ = R/$\overline{W}_R$ = V$_{IL}$ per the Truth Table. The left port clears the interrupt through access of address location FFFE when $\overline{CE}_L$ = $\overline{OE}_L$ = V$_{IL}$, R/$\overline{W}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{INT}_R$) is asserted when the left port writes to memory location FFFF (HEX) and to clear the interrupt flag (INT$_R$), the right port must read the memory location FFFF. The message (8 bits) at FFFE or FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used,

address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The $\overline{BUSY}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{BUSY}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{BUSY}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{BUSY}$ outputs together and use any $\overline{BUSY}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of $\overline{BUSY}$ logic is not desirable, the $\overline{BUSY}$ logic can be disabled by placing the part in slave mode with the M/$\overline{S}$ pin. Once in slave mode the $\overline{BUSY}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{BUSY}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{BUSY}$ pin for

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V08 RAMs.

that port LOW.

The $\overline{BUSY}$ outputs on the IDT 70V08 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{BUSY}$ indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V08 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAMs array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{BUSY}$ signal as a write inhibit signal. Thus on the IDT70V08 RAM the $\overline{BUSY}$ pin is an output if the part is used as a master (M/$\overline{S}$ pin = V_{IH}), and the $\overline{BUSY}$ pin is an input if the part used as a slave (M/$\overline{S}$ pin = V_{IL}) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{BUSY}$ on one side

of the array and another master indicating $\overline{BUSY}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{BUSY}$ arbitration on a master is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{BUSY}$ flag to be output from the master before the actual write pulse can be initiated with the R/$\overline{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V08 is an extremely fast Dual-Port 64K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{CE}$, the Dual-Port RAM enable, and $\overline{SEM}$, the semaphore enable. The $\overline{CE}$ and $\overline{SEM}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table III where $\overline{CE}$ and $\overline{SEM}$ are both HIGH.

Systems which can best use the IDT70V08 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V08s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V08 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource

is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V08 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{SEM}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{CE}$, and R/$\overline{W}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_0 - A_2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D_0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{SEM}$) and output enable ($\overline{OE}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{SEM}$ or $\overline{OE}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent

read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other


Figure 4. IDT70V08 Semaphore Logic

3740 drw 18

side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Ordering Information

```
XXXXX      A      999      A       A       A       A
```
Device Type   Power   Speed   Package   Process/Temperature Range

Blank	Tray
8	Tape & Reel

Blank	Commercial (0°C to +70°C)
I(1)	Industrial (-40°C to +85°C)

G(2)	Green

PF	100-pin TQFP (PNG100)

15	Commercial Only
20	Industrial Only

Speed in nanoseconds

L	Low Power

70V08	512K (64K x 8) 3.3V Dual-Port RAM

3740 drw 19

NOTE:
1. Industrial temperature range is available. For other speeds, packages and powers contact your sales office.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.
   LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02
   Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	70V08L15PFG	PNG100	TQFP	C
	70V08L15PFG8	PNG100	TQFP	C
20	70V08L20PFGI	PNG100	TQFP	I
	70V08L20PFGI8	PNG100	TQFP	I

Datasheet Document History

3/15/99:   Initiated datasheet document history

          Converted to new format

          Cosmetic and typographical corrections

          Page 2   Added additional notes to pin configurations

          Added 15ns speed grade

06/09/99:   Changed drawing format

11/10/99:   Replaced IDT logo

01/12/01:   Page 3   Increased storage temperature parameter

                   Clarified T_A parameter

          Page 5   DC Electric parameters–changed wording from open to disabled

          Page 18   Added IV to Truth Table in first paragraph

          Changed ±200mV to 0mV in notes

          Removed Preliminary status

12/03/01:   Page 2   Added date revision to pin configurations

          Page 2, 3, 5 & 6 Changed naming conventions from Vcc to V_{DD} and from GND to Vss

          Page 5   Added industrial temp for 20ns speed to DC Electrical Characteristics

          Page 7, 9, 12 & 15   Added industrial temp to 20ns speed to AC Electrical Characteristics

          Page 20   Added industrial temp to 20ns and added 3.3V specification to ordering information

          Page 1 & 20 Replaced ™ logo with ® logo

03/24/04:   Page 5 Corrected the I_{DD} 15ns commercial lower power value to 225mA in the DC Electrical Characteristics table

10/29/08:   Page 20 Removed "IDT" from orderable part number

08/06/09:   Page 1   Added green availability to features

          Page 20   Added green indicator to ordering information

02/27/15:   Page 2   Removed IDT in reference to fabrication

          Page 7   Added footnote "5. Refer to Chip Enable Truth Table" to AC Elec Chars Read Cycle Tables

          Page 2&20 The package code changed from PN100-1 to PN100 to match standard package codes

          Page 20   Added T&R indicators to Ordering Information

11/28/17:   Product Discontinuation Notice - PDN# SP-17-02

          Last time buy expires June 15, 2018

05/30/19:   Page 1 Updated Commercial speed grade offering in Features

          Page 2 Changed diagram for the PNG100 pin configuration by rotating package pin labels and pin numbers

          90 degrees counter clockwise to reflect pin 1 orientation and added pin 1 dot at pin 1

          Aligned the top and bottom pin labels in the standard direction

          Added IDT logo to the PNG100 pin configuration and changed the text to be in alignment with new diagram marking specs

          Updated footnote reference for PNG100

          Page 2 & 20 The package code PN100 changed to PNG100 to match standard package code

          Page 20 Updated Commercial speed grade offering in the Ordering Information

          Page 20 Revised LEAD FINISH note to indicate Obsolete

          Added Orderable Part Information

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)