3−in−1 PWM Dual Buck and Linear Power Controller

The NCP5220 3−in−1 PWM a Dual Buck and Linear Power Controller, is a complete power solution for MCH and DDR memory. This IC combines the efficiency of PWM controllers for the VDDQ supply and the MCH core supply voltage with the simplicity of linear regulator for the VTT termination voltage.

This IC contains two synchronous PWM buck controller for driving four external N−Ch FETs to form the DDR memory supply voltage (VDDQ) and the MCH regulator. The DDR memory termination regulator (VTT) is designed to track at the half of reference voltage with sourcing and sinking current.

Protective features include, soft−start circuitry, undervoltage monitoring of 5VDUAL, BOOT voltage and thermal shutdown. The device is housed in a thermal enhanced space−saving DFN−20 package.

Features

- Pb−Free Package is Available*
- Incorporates Synchronous PWM Buck Controllers for VDDQ and VMCH
- Integrated Power FETs with VTT Regulator Source/Sink up to 2.0 A
- All External Power MOSFETs are N−Channel
- Adjustable VDDQ and VMCH by External Dividers
- VTT Tracks at Half the Reference Voltage
- Fixed Switching Frequency of 250 kHz for VDDQ and VMCH
- Doubled Switching Frequency of 500 kHz for VDDQ Controller in Standby Mode to Optimize Inductor Current Ripple and Efficiency
- Soft−Start Protection for All Controllers
- Undervoltage Monitor of Supply Voltages
- Overcurrent Protections for DDQ and VTT Regulators
- Fully Complies with ACPI Power Sequencing Specifications
- Short Circuit Protection Prevents Damage to Power Supply Due to Reverse DIMM Insertion
- Thermal Shutdown
- 5x6 DFN−20 Package

Typical Applications

• DDR I and DDR II Memory and MCH Power Supply

ON Semiconductor®

http://onsemi.com

on the bottom of the device.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Figure 2. Internal Block Diagram

PIN DESCRIPTION

MAXIMUM RATINGS

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,

damage may occur and reliability may be affected.
1. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) \pm 2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM) 200 V per JEDEC standard: JESD22–A115.

2. Latchup Current Maximum Rating: \pm 150 mA per JEDEC standard: JESD78.

ELECTRICAL CHARACTERISTICS (5VDUAL = 5.0 V, BOOT = 12 V, T_A = 0°C to 70°C, L = 1.7 µH, COUT1 = 3770 µF, $COUT2 = 470 \mu F$, $COUT3 = NA$, $CSS = 33 \text{ nF}$, $R1 = 2.166 \text{ k}\Omega$, $R2 = 2.0 \text{ k}\Omega$, $R21 = 20 \text{ k}\Omega$, $RZ2 = 8.0 \Omega$, $CP1 = 10 \text{ nF}$, $CZ1 = 6.8$ nF, $CZ2 = 100$ nF, RM1 = 2.166 k Ω , RM2 = 2.0 k Ω , RZM1 = 20 k Ω , RZM2 = 8.0 Ω , CPM1 = 10 nF, CZM1 = 6.8 nF, CZM2 = 100 nf for min/max values unless otherwise noted). Duplicate component values of MCH regulator from DDQ.

3. Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS (5VDUAL = 5.0 V, BOOT = 12 V, $T_A = 0^\circ C$ to 70°C, L = 1.7 µH, COUT1 = 3770 µF, $COUT2 = 470 \mu F$, $COUT3 = NA$, $CSS = 33 \text{ nF}$, $R1 = 2.166 \text{ k}\Omega$, $R2 = 2.0 \text{ k}\Omega$, $R21 = 20 \text{ k}\Omega$, $RZ2 = 8.0 \Omega$, $CP1 = 10 \text{ nF}$, $CZ1 = 6.8$ nF, $CZ2 = 100$ nF, RM1 = 2.166 k Ω , RM2 = 2.0 k Ω , RZM1 = 20 k Ω , RZM2 = 8.0 Ω , CPM1 = 10 nF, CZM1 = 6.8 nF, CZM2 = 100 nf for min/max values unless otherwise noted). Duplicate component values of MCH regulator from DDQ.

4. Guaranteed by design, not tested in production.

TYPICAL OPERATING CHARACTERISTICS

TYPICAL OPERATING WAVEFORMS

Channel 1: VDDQ Output Voltage, 1.0 V/div Channel 2: VTT Output Voltage, 1.0 V/div Channel 3: V1P5 Output Voltage, 1.0V/div Time Base: 5.0 ms/div

Channel 1: SLP_S3 Pin Voltage, 5.0 V/div Channel 2: VDDQ Output Voltage, AC−Coupled, 20 mV/div Channel 3: VTT Output Voltage, AC−Coupled, 100 mV/div Channel 4: V1P5 Output Voltage, 50 mV/div Time Base: 10 ms/div

Figure 10. S0−S3−S0 Transition

Figure 12. VTT Source Current Transient, 0A−2A–0A

Channel 2: VDDQ Output Voltage, 1.0 V/div Channel 3: VTT Output Voltage, 1.0 V/div Channel 4: V1P5 Output Voltage, 1.0 V/div Time Base: 10 ms/div

TYPICAL OPERATING WAVEFORMS

Channel 1: Current Sunk into VTT, 2.0 A/div Channel 2: VDDQ output Voltage, AC−Coupled, 100 mV/div Channel 3: VTT Output Voltage, AC−Coupled, 50 mV/div Channel 4: V1P5 Vutput Voltage, AC−Coupled, 100 mV/div Time Base: 200 us/div

Figure 13. VTT Sink Current Transient, 0A−2A−0A

Channel 1: Current Sourced into VDDQ, 10 A/div Channel 2: VDDQ Output Voltage, AC−Coupled, 50 mV/div Channel 3: VTT Output Voltage, AC−Coupled, 100 mV/div Channel 4: V1P5 Output Voltage, AC−Coupled, 100 mV/div Time Base: 1.0 ms/div

Figure 15. V1P5 Source Current Transient, 0A–12A–0A

Channel 1: Current Sourced into V1P5, 10 A/div Channel 2: VDDQ Output Voltage, AC−Coupled, 100 mV/div Channel 3: VTT Output Voltage, AC−Coupled, 100 mV/div V1P5 Output Voltage, AC−Coupled, 100 mV/div Time Base: 1.0 ms/div

Figure 14. VDDQ Source Current Transient, 0A–20A–0A

Channel 1: Current Sourced into VDDQ, 2.0 A/div Channel 2: VDDQ Output Voltage, AC−Coupled, 50 mV/div Time Base: 200 µs/div

> **Figure 16. S3 Mode without 12VATX, 0A–2A–0A**

DETAILED OPERATION DESCRIPTIONS

General

The NCP5220 3−in−1 PWM Dual Buck Linear DDR Power Controller contains two high efficiency PWM controllers and an integrated two−quadrant linear regulator.

The VDDQ supply is produced by a PWM switching controller with two external N−Ch FETs. The VTT termination voltage is an integrated linear regulator with sourcing and sinking current capability which tracks at $\frac{1}{2}$ VDDQ. The MCH core voltage is created by the secondary switching controller.

The inclusion of soft−start, supply undervoltage monitors and thermal shutdown, makes this device a total power solution for the MCH and DDR memory system. This device is packaged in a DFN−20.

ACPI Control Logic

The ACPI control logic is powered by the 5VDUAL supply. It accepts external control at the $\overline{SLP_S3}$ input and internal supply voltage monitoring signals from two UVLOs to decode the operating mode in accordance with the state transition diagram in Figure [18](#page-12-0).

These UVLOs monitor the external supplies, 5VDUAL and 12VATX, through 5VDUAL and BOOT pins respectively. Two control signals, _5VDUALGD and _BOOTGD, are asserted when the supply voltages are good.

When the device is powered up initially, it is in the S5 shutdown mode to minimize the power consumption. When all three supply voltages are good with SLP_S3 and SLP_S5 remaining HIGH, the device enters the S0 normal operating mode. The transition of SLP_S3 from HIGH to LOW while in the S0 mode, triggers the device into the S3 sleep mode. In S3 mode the 12VATX supply collapses. On transition of SLP S3 from LOW to HIGH, the device returns to S0 mode. The IC can re−enter S5 mode by setting SLP_S5 LOW. A timing diagram is shown in Figure [17](#page-11-0).

Table 1 summarizes the operating states of all the regulators, as well as the conditions of the output pins.

Internal Bandgap Voltage Reference

An internal bandgap reference is generated whenever 5VDUAL exceeds 2.7 V. Once this bandgap reference is in regulation, an internal signal _VREFGD will be asserted.

S5 to S0 Mode Power−Up Sequence

The ACPI control logic is enabled by the assertion of _VREFGD. Once the ACPI control is activated, the power− up sequence starts by waking up the 5VDUAL voltage monitor block. If the 5VDUAL supply is within the preset levels, the BOOT undervoltage monitor block is then enabled. After 12VATX is ready and the BOOT UVLO is asserted LOW, the ACPI control triggers this device from S5 shutdown mode into S0 normal operating mode by activating the soft−start of DDQ switching regulator, providing \overline{SLP} $\overline{S3}$ and \overline{SLP} $\overline{S5}$ remain HIGH.

Once the DDQ regulator is in regulation and the soft−start interval is completed, the _InRegDDQ signal is asserted HIGH to enable the VTT regulator as well as the V1P5 switching regulator.

DDQ Switching Regulator

In S0 mode the DDQ regulator is a switching synchronous rectification buck controller driving two external power N−Ch FETs to supply up to 20 A. It employs voltage mode fixed frequency PWM control with external compensation switching at $250kHz \pm 13.2\%$. As shown in Figure [2,](#page-2-0) the VDDQ output voltage is divided down and fed back to the inverting input of an internal amplifier through the FBDDQ pin to close the loop at VDDQ = VFBQ \times (1 + R1/R2). This amplifier compares the feedback voltage with an internal reference voltage of 1.190 V to generate an error signal for the PWM comparator. This error signal is compared with a fixed frequency RAMP waveform derived from the internal oscillator to generate a pulse−width−modulated signal. This PWM signal drives the external N−Ch FETs via the TG_DDQ and BG_DDQ pins. External inductor L and capacitor COUT1 filter the output waveform. When the IC leaves the S5 state, the VDDQ output voltage ramps up at a soft−start rate controlled by the capacitor at the SS pin. When the regulation of VDDQ is detected in S0 mode, _INREGDDQ goes HIGH to notify the control block.

In S3 standby mode, the switching frequency is doubled to reduce the conduction loss in the external N−Ch FETs.

	OPERATING CONDITIONS			OUTPUT PIN CONDITIONS			
MODE	DDQ	νтτ	MCH	TG DDQ	BG DDQ	TP 1P5	BG 1P5
S ₀	Normal	Normal	Normal	Normal	Normal	Normal	Normal
S ₃	Standby	$H-Z$	OFF	Standby	Standby	Low	Low
S ₅	OFF	$H-Z$	OFF	∟ow	LOW	Low	Low

Table 1. Mode, Operation and Output Pin Conditions

For enhanced efficiency, an active synchronous switch is used to eliminate the conduction loss contributed by the forward voltage of a diode or Schottky diode rectifier. Adaptive non−overlap timing control of the complementary gate drive output signals is provided to reduce shoot−through current that degrades efficiency.

Tolerance of VDDQ

Both the tolerance of VFBQ and the ratio of the external resistor divider R1/R2 impact the precision of VDDQ. With the control loop in regulation, VDDQ = VFBQ \times (1 + R1/R2). With a worst case (for all valid operating conditions) VFBQ tolerance of ± 1.5 %, a worst case range of ±2% for VDDQ will be assured if the ratio R1/R2 is specified as $1.100 \pm 1\%$.

Fault Protection of VDDQ Regulator

In S0 mode, an internal voltage $(VOCP) = 5VDUAL - 0.8$ sets the current limit for the high−side switch. The voltage VOCP pin is compared to the voltage at SWDDQ pin when the high−side gate drive is turned on after a fixed period of blanking time to avoid false current limit triggering. When the voltage at SWDDQ is lower than VOCP, an overcurrent condition occurs and all regulators are latched off to protect against overcurrent. The IC will be powered up again if one of the supply voltages, 5VDUAL, SLP_S5 or 12VATX, is recycled. The main purpose is for fault protection, not for precise current limit.

In S3 mode, this overcurrent protection feature is disabled.

Feedback Compensation of VDDQ Regulator

The compensation network is shown in Figure [2](#page-2-0).

VTT Active Terminator

The VTT active terminator is a 2 quadrant linear regulator with two internal N−Ch FETs to provide current sink and source capability up to 2.0 A. It is activated only when the DDQ regulator is in regulation in S0 mode. It draws power from VDDQ with the internal gate drive power derived from 5VDUAL. While VTT output is connecting to the FBVTT

pin directly, VTT voltage is designed to automatically track at the half of VDDQ. This regulator is stable with any value of output capacitor greater than 470μ F, and is insensitive to ESR ranging from 1 m Ω to 400 m Ω .

Fault Protection of VTT Active Terminator

To provide protection for the internal FETs, bi−directional current limit preset at 2.4 A magnitude is implemented. The VTT provides a soft−start function during start up.

MCH Switching Regulator

The secondary switching regulator is identical to the DDQ regulator except the output is 10 A. No fault protection is implemented and the soft−start timing is twice as fast with respect to CSS.

BOOT Pin Supply Voltage

In typical application, a flying capacitor is connected between SWDDQ and BOOT pins. In S0 mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13 V Zener clamp circuit must clamp this boot strapping voltage produced by the flying capacitor in S0 mode.

In S3 mode the 12VATX is collapsed and the BOOT voltage is created by the Schottky diode between 5VDUAL and BOOT pins as well as the flying capacitor. The BOOT UVLO works specially. The BOOTGD goes low and the IC remains in S3 mode.

Thermal Consideration

Assuming an ambient temperature of 50°C, the maximum allowed dissipated power of DFN−20 is 2.8 W, which is enough to handle the internal power dissipation in S0 mode. **To take full advantage of the thermal capability of this package, the exposed pad underneath must be soldered directly onto a PCB metal substrate to allow good thermal contact.**

Thermal Shutdown

When the junction temperature of the IC exceeds 145°C, the entire IC is shutdown. When the junction temperature drops below 120°C, the chip resumes normal operation.

- 2. 5VSTBY or 5VSTB is the ultimate chip enable, SLP_S5 and SLP_S3 go HIGH. This supply has to be up first to ensure gates are in known state.
- 3. 12 V supply ramp.
- 4. DDQ will ramp with the tracking of SS pin, timing is 1.2 $*$ C_{SS} / 4 μ (sec).
- 5. DDQ SS is completed, then SS pin is released from DDQ. SS pin is shorted to ground.
- 5. MCH ramps with the tracking of SS pin ramp, timing is 0.8 $* C_{SS}$ / 8 μ (sec). VTT start up with current limit.
- 6. MCH SS is completed, then SS pin is released from MCH, SS pin is shorted to ground. S0 Mode.
- 7. S3 MODE $-$ SLP S3 = L.
- 8. VTT and MCH will be turned off.
- 9. 12 V ramps to 0 V.
- 10.Standard S3 State.
- 11. SLP S3 goes HIGH.
- 12.12 V ramps back to regulation.
- 13.12 V UVLO = L and $\overline{SLP_S3}$ = H. MCH ramps with SS pin, timing is 0.8 $*$ C_{SS} / 8 μ (sec). VTT rises.
- 14.S0 Mode.
- 15.S5 Mode −− SLP_S5 = L.
- 16.DDQ, VTT and MCH Turned OFF.
- 17.S5 Mode.

Figure 17. NCP5220 Power−Up and Power−Down

Figure 18. Transitions State Diagram of NCP5220

APPLICATION INFORMATION

Application Circuit

Figure [20,](#page-14-0) on the following page, shows the typical application circuit for NCP5220. The NCP5220 is specifically designed as a total power solution for the MCH and DDR memory system. This diagram contains NCP5220 for driving four external N−Ch FETs to form the DDR memory supply voltage (VDDQ) and the MCH regulator.

Output Inductor Selection

The value of the output inductor is chosen by balancing ripple current with transient response capability. A value of 1.7 μH will yield about 3.0 A peak–peak ripple current when converting from 5.0 V to 2.5 V at 250 kHz. It is important that the rated inductor current is not exceeded during full load, and that the saturation current is not less than the expected peak current. Low ESR inductors may be required to minimize DC losses and temperature rise.

Input Capacitor Selection

Input capacitors for PWM power supplies are required to provide a stable, low impedance source node for the buck regulator to convert from. The usual practice is to use a combination of electrolytic capacitors and multi−layer ceramic capacitors to provide bulk capacitance and high frequency noise suppression. It is important that the capacitors are rated to handle the AC ripple current at the input of the buck regulators, as well as the input voltage. In the NCP5220 the DDQ and MCH regulators are interleaved (out of phase by 180 degrees) to reduce the peak AC input current.

Output Capacitor Selection

Output capacitors are chosen by balancing the cost with the requirements for low output ripple voltage and transient voltage. Low ESR electrolytic capacitors can be effective at reducing ripple voltage at 250 kHz. Low ESR ceramic capacitors are most effective at reducing output voltage excursions caused by fast load steps of system memory and the memory controller.

Power MOSFET Selection

Power MOSFETs are chosen by balancing the cost with the requirements for the current load of the memory system and the efficiency of the converter provided. The selections criteria can be based on drain−source voltage, drain current, on−resistance RDS(on) and input gate capacitance. Low $R_{DS(on)}$ and high drain current power MOSFETs are usually preferred to achieve the high current requirement of the DDR memory system and MCH, as well as the high efficiency of the converter. The tradeoff is a corresponding increase in the input gate capacitor of the power MOSFETs.

PCB Layout Considerations

With careful PCB layout the NCP5220 can supply 20 A or more of current. It is very important to use wide traces or large copper shapes to carry current from the input node through the MOSFET switches, inductor and to the output filters and load. Reducing the length of high current nodes will reduce losses and reduce parasitic inductance. It is usually best to locate the input capacitors the MOSFET switches and the output inductor in close proximity to reduce DC losses, parasitic inductance losses and radiated EMI.

The sensitive voltage feedback and compensation networks should be placed near the NCP5220 and away from the switch nodes and other noisy circuit elements. Placing compensation components near each other will minimize the loop area and further reduce noise susceptibility.

Optional Boost Voltage Configuration

The charge pump circuit in Figure 19 can be used instead of boost voltage scheme of Figure [20.](#page-14-0) The advantage in Figure 19 is the elimination of the requirement for the Zener clamp.

Figure 19. Charge Pump Circuit at BOOT Pin

Reference Design	Description	Value	Qty	Part Number	Manufactur
Q1, Q2	Power MOSFET N-Channel	24 V, 4.8 mΩ, 85 A	2	NTD85N02R	ON Semiconductor
Q3, Q4	Power MOSFET N-Channel	25 V, 12.6 mΩ, 40 A	2	NTD40N03R	ON Semiconductor
D1, D2	Rectifier Schottky Diode	30 V	$\overline{2}$	BAT54HT1	ON Semiconductor
U1	Controller	3-in-1 PWM Dual Buck and Linear Power Controller	1	NCP5220	ON Semiconductor
Zener	Zener Diode	13 V, 0.5 W	1	MMSZ13T1	ON Semiconductor
L1	Toroidal Choke	$1.0 \mu H$, 25 A	1	$T60 - 26(6T)$	
L2, L3	Toroidal Choke	1.8 µH, 25 A	2	T50-26B(6T)	
C ₂ , C ₃	Aluminum Electrolytic Capacitor	3300 µF, 6.3 V	$\overline{2}$	EEUFJ0J332U	Panasonic
C ₅	Aluminum Electrolytic Capacitor	470 µF, 35 V	1	EEUFC1V471	Panasonic
C ₂₁	Aluminum Electrolytic Capacitor	100 µF, 50 V	$\mathbf{1}$	EEUFC1H101	Panasonic
C ₂₀	Aluminum Electrolytic Capacitor	470 µF, 16 V	1	EEUFC1C471	Panasonic
C13, C24	Aluminum Electrolytic Capacitor	470 µF, 10 V	2	EEUFC1A471	Panasonic
C7, C25, C15, C26	Aluminum Electrolytic Capacitor	2200 µF, 6.3 V	4	EEUFC0J222S(H)	Panasonic
C ₁₁	Ceramic Capacitor	220 nF, 10 V	$\mathbf{1}$	ECJ1VB1A224K	Panasonic
C6, C12, C ₁₄	Ceramic Capacitor	4.7 µF, 6.3 V	3	ECJHVB0J475M	Panasonic
C22, C23	Ceramic Capacitor	10 µF, 25 V	2	ECJ4YB1E106M	Panasonic
C ₄	Ceramic Capacitor	22 nF, 25 V	1	ECJ1VB1E223K	Panasonic
C10, C17	Ceramic Capacitor	6.8 nF, 50 V	2	ECJ1VB1H682K	Panasonic
C9, C18	Ceramic Capacitor	100 nF, 16 V	2	ECJ1VB1C104K	Panasonic
C8, C16	Ceramic Capacitor	10 nF, 50 V	2	ECJ1VB1H103K	Panasonic
C ₁	Ceramic Capacitor	33 nF, 25 V	1	ECJ1VB1E333K	Panasonic
R ₂	Resistor	2.2Ω	$\mathbf{1}$		
R ₄	Resistor	1.0Ω	$\mathbf{1}$		
R9, R10	Resistor	4.7Ω	$\overline{2}$		
R3, R15, R ₁₆ , R ₁₇	Resistor	$1.0 k\Omega$	4		
R7, R12	Resistor	$20 k\Omega$	\overline{c}		
R6, R13	Resistor	8.2Ω	2		
R8, R14	Resistor	$2.0 \text{ k}\Omega$	\overline{c}		
R ₅ , R ₁₁	Resistor	2.2 k Ω	2		
R ₁₈	Resistor	51 $k\Omega$	1		

Table 2. Bill of Material of NCP5220 Application Circuit

ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales