# DATASHEET

ZL6100

Adaptive Digital DC/DC Controller with Drivers and Current Sharing

FN6876 Rev 3.00 August 29, 2012

ZL6100 is a digital power controller with integrated MOSFET drivers. Current sharing allows multiple devices to be connected in parallel to source loads with very high current demands. Adaptive performance optimization algorithms improve power conversion efficiency across the entire load range. Zilker Labs Digital-DC™ technology enables a blend of power conversion performance and power management features.

The ZL6100 is designed to be a flexible building block for DC power and can be easily adapted to designs ranging from a single-phase power supply operating from a 3.3V input to a multi-phase supply operating from a 12V input. The ZL6100 eliminates the need for complicated power supply managers as well as numerous external discrete components.

All operating features can be configured by simple pin-strap/resistor selection or through the SMBus™ serial interface. The ZL6100 uses the PMBus™ protocol for communication with a host controller and the Digital-DC bus for communication between other Zilker Labs devices.

## Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ZL6100ALAF (Note 4)	6100	-40 to +85	36 Ld QFN	L36.6x6C
ZL6100ALBF	6100	-40 to +85	36 Ld QFN	L36.6x6C

#### NOTES:

- Add "T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pbfree requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ZL6100</u>. For more information on MSL, please see Technical Brief <u>TB363</u>.
- Only for customers that do not want to order new firmware.

#### Features

#### **Power Conversion**

- Efficient Synchronous Buck Controller
- · Adaptive Light Load Efficiency Optimization
- · 3V to 14V Input Range
- 0.54V to 5.5V Output Range (with Margin)
- ±1% Output Voltage Accuracy
- · Internal 3A MOSFET Drivers
- · Fast Load Transient Response
- · Current Sharing and Phase Interleaving
- Snapshot™ Parameter Capture
- 36 Ld 6mmx6mm QFN Package
- · Pb-Free (RoHS Compliant)

#### Power Management

- · Digital Soft-start/stop
- · Precision Delay and Ramp-up
- · Power-Good/Enable
- Voltage Tracking, Sequencing and Margining
- Voltage/Current/Temperature Monitoring
- I<sup>2</sup>C/SMBus Interface (PMBus Compatible)
- · Output Voltage and Current Protection
- Internal Non-volatile Memory (NVM)

# **Applications**

- Servers/Storage Equipment
- Telecom/Datacom Equipment
- Power Supplies (Memory, DSP, ASIC, FPGA)




FIGURE 1. BLOCK DIAGRAM

# Table of Contents

Absolute Maximum Ratings	3
Thermal Information	3
Recommended Operating Conditions	3
Electrical Specifications	з
Pinout	6
Pin Descriptions	
Typical Application Circuit	
••	
ZL6100 Overview	_
Digital-DC Architecture	
Power Conversion Overview	
Power Management Overview	
Power Conversion Functional Description	. 11
Internal Bias Regulators and Input Supply Connections	
Output Voltage Selection	
Start-up Procedure	. 13
Soft-start Delay and Ramp Times	
Power-Good Switching Frequency and PLL	
Power Train Component Selection	
Current Limit Threshold Selection	. 19
Loop Compensation	
Adaptive Compensation	
Non-linear Response (NLR) Settings	
Adaptive Diode Emulation	
Adaptive Frequency Control	. 23
Power Management Functional Description	24
Input Undervoltage Lockout	
Output Overvoltage Protection	
Output Pre-Bias ProtectionOutput Overcurrent Protection	
Thermal Overload Protection	
Voltage Tracking	
Voltage Margining	
I2C/SMBus Communications	
I2C/SMBus Device Address Selection	
Phase Spreading	
Output Sequencing	
Fault Spreading	
Temperature Monitoring Using the XTEMP Pin	
Phase Adding/Dropping	
Monitoring via I <sup>2</sup> C/SMBus	
Snapshot™ Parameter Capture	
Non-Volatile Memory and Device Security Features	
Related Tools and Documentation	. 32
Related Documentation	
Revision History	
Package Outline Drawing	. 34



#### **Absolute Maximum Ratings** (Note 5)

DC Supply Voltage for VDD Pin0.3V to 17V Logic I/O Voltage for CFG, DLY(0,1), EN, FC(0,1), ILIM(0,1), MGN, PG, SA(0,1), SALRT, SCL, SDA, SS, SYNC, UVLO, V(0,1) Pins0.3V to 6.5V
Analog Input Voltages for VSEN+, VSEN-, VTRK,
XTEMP Pins0.3V to 6.5V
Analog Input Voltages for ISENA, ISENB Pins1.5V to 6.5V
MOSFET Drive Reference for VR Pin0.3V to 6.5V
Logic Reference for V25 Pin0.3V to 3V
Ground Voltage Differential (V <sub>DGND</sub> -V <sub>SGND</sub> ) for
DGND - SGND, PGND - SGND Pins0.3V to +0.3V
High Side Supply Voltage0.3 to 30V
Boost to Switch Voltage0.3 to 8V
High Side Drive Voltage (V <sub>SW</sub> - 0.3) to (V <sub>BST</sub> + 0.3)
Low Side Drive Voltage (PGND - 0.3) to (VR + 0.3)
Switch Node Continuous (PGND - 0.3) to 30
Switch Node Transient (<100ns) (PGND - 5) to 30
, , ,
DC Input Voltage

#### **Thermal Information**

Thermal Resistance (Typical, Notes 6, 7)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
36 Ld QFN	35	5
Operating Junction Temperature Range .	40	°C to +125°C
Storage Temperature Range	55	°C to +150°C
Pb-Free Reflow Profile		ee link below
http://www.intersil.com/pbfree/Pb-FreeF	Reflow.asp	

#### **Recommended Operating Conditions**

Supply Voltage Range (Typical)	
V <sub>DD</sub> Tied to V <sub>R</sub>	3.0V to 5.5V
V <sub>R</sub> Floating	4.5V to 14V
Output Voltage Range V <sub>OUT</sub> (Notes 5, 8)	0.54 to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. Voltage measured with respect to SGND.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{\text{JC}},$  the "case temp" location is the center of the exposed metal pad on the package underside.
- 8. Includes margin limits.

# **Electrical Specifications**

 $V_{DD}$  = 12V,  $T_A$  = -40°C to +85°C, unless otherwise specified. Typical values are at  $T_A$  = +25°C. **Boldface limits** apply over the operating temperature range, -40°C to +85°C.

PARAMETER	CONDITIONS	MIN (Note 19)	TYP	MAX (Note 19)	UNIT
INPUT AND SUPPLY CHARACTERISTICS					I
$I_{DD}$ Supply Current at $f_{SW}$ = 200kHz $I_{DD}$ Supply Current at $f_{SW}$ = 1.4MHz	GH, GL no load; MISC_CONFIG[7] = 1		16 25	30 50	mA mA
I <sub>DDS</sub> Shutdown Current	EN = 0V No I <sup>2</sup> C/SMBus activity	-	6.5	9	mA
VR Reference Output Voltage	V <sub>DD</sub> > 6V, I <sub>VR</sub> < 20mA	4.5	5.2	5.5	V
V25 Reference Output Voltage	V <sub>R</sub> > 3V, I <sub>V25</sub> < 20mA	2.25	2.5	2.75	V
OUTPUT CHARACTERISTICS		,			11
Output Voltage Adjustment range (Note 9)	V <sub>IN</sub> > V <sub>OUT</sub>	0.6	-	5.0	V
Output Voltage Set-point Resolution (Note 10)	Set using resistors	-	10	-	mV
	Set using I <sup>2</sup> C/SMBus	-	±0.025	-	% FS (Note 10)
Output Voltage Accuracy (Note 11)	Includes line, load, temp	-1	-	1	%
VSEN input Bias Current	VSEN = 5.5V	-	110	200	μA
Current Sense Differential Input Voltage (Ground Referenced)	V <sub>ISENA</sub> - V <sub>ISENB</sub>	-100	-	100	mV
Current Sense Differential Input Voltage (V <sub>OUT</sub> Referenced; V <sub>OUT</sub> must be less than 4.0V)	V <sub>ISENA</sub> - V <sub>ISENB</sub>	- 50	-	50	mV
Current Sense Input Bias Current	Ground referenced	-100	-	100	μA
Current Sense Input Bias Current	ISENA	-1	-	1	μA
(V <sub>OUT</sub> Referenced, V <sub>OUT</sub> < 4.0 V)	ISENB	-100	_	100	μA



# **Electrical Specifications**

 $V_{DD}$  = 12V,  $T_A$  = -40°C to +85°C, unless otherwise specified. Typical values are at  $T_A$  = +25°C. **Boldface limits apply over the operating temperature range, -40°C to +85°C.** (Continued)

PARAMETER	CONDITIONS	MIN (Note 19)	TYP	MAX (Note 19)	UNIT
Soft-start Delay Duration Range (Note 12)	Set using DLY pin or resistor	2	_	200	ms
	Set using I <sup>2</sup> C/SMBus	0.002	_	500	s
Soft-start Delay Duration Accuracy	Turn-on delay (precise mode) (Notes 12, 13)	_	±0.25	-	ms
	Turn-on delay (normal mode) (Note 14)	_	-1/+5	-	ms
	Turn-off delay (Note 14)	_	-1/+5	-	ms
Soft-start Ramp Duration Range	Set using SS pin or resistor	0	_	200	ms
	Set using I <sup>2</sup> C pin	0	_	200	ms
Soft-start Ramp Duration Accuracy		_	100	-	μs
LOGIC INPUT/OUTPUT CHARACTERISTIC	s				
Logic Input Leakage Current	Push-Pull Logic pins	-250	_	250	nA
Logic Input Low, V <sub>IL</sub>		-	_	0.8	V
Logic Input OPEN (N/C)	Multi-mode logic pins	-	1.4	-	V
Logic Input high, V <sub>IH</sub>		2.0	_	-	V
Logic Output Low, V <sub>OL</sub>	I <sub>OL</sub> ≤ 4mA (Note 18)	_	_	0.4	V
Logic Output High, V <sub>OH</sub>	I <sub>OH</sub> ≥ -2mA (Note 18)	2.25	_	-	V
OSCILLATOR AND SWITCHING CHARACT	ERISTICS			1	
Switching Frequency Range		200	_	1400	kHz
Switching Frequency Set-point Accuracy	Predefined settings (see Table 12)	-5	_	5	%
Maximum PWM Duty Cycle	Factory default	95	_	-	%
Minimum SYNC Pulse Width		150	_	-	ns
Input Clock Frequency Drift Tolerance	External clock source	-13	_	13	%
GATE DRIVERS				1	
High-side Driver Voltage	(V <sub>BST</sub> - V <sub>SW</sub> )	_	4.5	-	V
High-side Driver Peak Gate Drive Current (Pull-down)	$(V_{BST} - V_{SW}) = 4.5V$	2	3	-	Α
High-side Driver Pull-up Resistance	$(V_{BST} - V_{SW}) = 4.5V, (V_{BST} - V_{GH}) = 50mV$	_	8.0	2	Ω
High-side Driver Pull-down Resistance	$(V_{BST} - V_{SW}) = 4.5V, (V_{GH} - V_{SW}) = 50mV$	_	0.5	2	Ω
Low-side Driver Peak Gate Drive Current (Pull-up)	V <sub>R</sub> = 5V	-	2.5	-	Α
Low-side Driver Peak Gate Drive Current (pull-down)	V <sub>R</sub> = 5V	-	1.8	-	Α
Low-side Driver Pull-up Resistance	$V_R = 5V$ , $(V_R - V_{GL}) = 50 \text{mV}$	_	1.2	2	Ω
Low-side Driver Pull-down Resistance	V <sub>R</sub> = 5V, (V <sub>GL</sub> - PGND) = 50mV	_	0.5	2	Ω
SWITCHING TIME					
GH Rise and Fall time	$(V_{BST} - V_{SW}) = 4.5V, C_{LOAD} = 2.2nF$	_	5	20	ns
GL Rise and Fall time	V <sub>R</sub> = 5V, C <sub>LOAD</sub> = 2.2nF	-	5	20	ns
TRACKING				1	
VTRK Input Bias Current	VTRK = 5.5V	_	110	200	μA
VTRK Tracking Ramp Accuracy	100% Tracking, V <sub>OUT</sub> - VTRK	-100	-	+100	mV
VTRK Regulation Accuracy	100% Tracking, V <sub>OUT</sub> - VTRK	-1	-	1	%
FAULT PROTECTION CHARACTERISTICS				1	
UVLO Threshold Range	Configurable via I <sup>2</sup> C/SMBus	2.85	_	16	V



### **Electrical Specifications**

 $V_{DD}$  = 12V,  $T_A$  = -40°C to +85°C, unless otherwise specified. Typical values are at  $T_A$  = +25°C. **Boldface limits apply over the operating temperature range, -40°C to +85°C.** (Continued)


PARAMETER	CONDITIONS	MIN (Note 19)	TYP	MAX (Note 19)	UNIT
UVLO Set-point Accuracy		-150	-	150	mV
UVLO Hysteresis	Factory default	_	3	_	%
	Configurable via I <sup>2</sup> C/SMBus	0	-	100	%
UVLO Delay		_	-	2.5	μs
Power-Good V <sub>OUT</sub> Threshold	Factory default	_	90	-	% V <sub>OUT</sub>
Power-Good V <sub>OUT</sub> Hysteresis	Factory default	_	5	-	%
Power-Good Delay	Using pin-strap or resistor (Note 15)	0	-	200	ms
	Configurable via I <sup>2</sup> C/SMBus	0	_	500	s
VSEN Undervoltage Threshold	Factory default	_	85	_	% V <sub>OUT</sub>
	Configurable via I <sup>2</sup> C/SMBus	0	_	110	% V <sub>OUT</sub>
VSEN Overvoltage Threshold	Factory default	_	115	_	% V <sub>OUT</sub>
	Configurable via I <sup>2</sup> C/SMBus	0	_	115	% V <sub>OUT</sub>
VSEN Undervoltage Hysteresis		_	5	_	% V <sub>OUT</sub>
VSEN Undervoltage/Overvoltage Fault	Factory default	_	16	_	μs
Response Time	Configurable via I <sup>2</sup> C/SMBus	5	_	60	μs
Current Limit Set-point Accuracy (V <sub>OUT</sub> Referenced)		-	±10	-	% FS (Note 16)
Current Limit Set-point Accuracy (Ground referenced)		-	±10	-	% FS (Note 16)
Current Limit Protection Delay	Factory default	-	5	-	t <sub>SW</sub> (Note 17)
	Configurable via I <sup>2</sup> C/SMBus	1	-	32	t <sub>SW</sub> (Note 17)
Temperature Compensation of	Factory default	_	4400	_	ppm/°C
Current Limit Protection Threshold	Configurable via I <sup>2</sup> C/SMBus	100	-	12700	ppm/°C
Thermal Protection Threshold	Factory default	_	125	_	°C
(Junction Temperature)	Configurable via I <sup>2</sup> C/SMBus	-40	-	125	°C
Thermal Protection Hysteresis		_	15	_	°C

#### NOTES:

- 9. Does not include margin limits.
- 10. Percentage of Full Scale (FS) with temperature compensation applied.
- 11.  $V_{OUT}$  measured at the termination of the VSEN+ and VSEN- sense points.
- 12. The device requires a delay period following an enable signal and prior to ramping its output. Precise timing mode limits this delay period to approx 2ms, where in normal mode it may vary up to 4ms.
- 13. Precise ramp timing mode is only valid when using EN pin to enable the device rather than PMBus enable.
- 14. The devices may require up to a 4ms delay following the assertion of the enable signal (normal mode) or following the de-assertion of the enable signal.
- 15. Factory default Power-Good delay is set to the same value as the soft-start ramp time.
- 16. Percentage of Full Scale (FS) with temperature compensation applied.
- 17.  $t_{SW} = 1/f_{SW}$ , where  $f_{SW}$  is the switching frequency.
- 18. Normal capacitance of logic pins is 5pF.
- 19. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.



# **Pinout**



# Pin Descriptions

PIN NUMBER	LABEL	TYPE (Note 20)	DESCRIPTION
1	DGND	PWR	Digital ground. Common return for digital signals. Connect to low impedance ground plane.
2	SYNC	I/O,M (Note 21)	Clock synchronization input. Used to set switching frequency of internal clock or for synchronization to external frequency reference.
3	SA0	I, M	Serial address select pins. Used to assign unique SMBus address to each IC or to enable certain
4	SA1		management features.
5	ILIM0	I, M	Current limit select. Sets the overcurrent threshold voltage for ISENA, ISENB.
6	ILIM1		
7	SCL	I/O	Serial clock. Connect to external host and/or to other Zilker Labs devices.
8	SDA	I/O	Serial data. Connect to external host and/or to other Zilker Labs devices.
9	SALRT	0	Serial alert. Connect to external host if desired.
10	FC0	I	Loop compensation selection pins.
11	FC1		
12	V0	I	Output voltage selection pins. Used to set V <sub>OUT</sub> set-point and V <sub>OUT</sub> max.
13	V1		
14	UVLO	I, M	Undervoltage lockout selection. Sets the minimum value for V <sub>DD</sub> voltage to enable V <sub>OUT</sub> .
15	SS	I, M	Soft start pin. Set the output voltage ramp time during turn-on and turnoff.
16	VTRK	I	Tracking sense input. Used to track an external voltage source.
17	VSEN+	I	Output voltage feedback. Connect to output regulation point.
18	VSEN-	I	Output voltage feedback. Connect to load return or ground regulation point.
19	ISENB	I	Differential voltage input for current limit.




# Pin Descriptions (Continued)

PIN NUMBER	LABEL	TYPE (Note 20)	DESCRIPTION
20	ISENA	1	Differential voltage input for current limit. High voltage tolerant.
21	VR	PWR	Internal 5V reference used to power internal drivers.
22	GL	0	Low-side FET gate drive.
23	PGND	PWR	Power ground. Connect to low impedance ground plane.
24	SW	PWR	Drive train switch node.
25	GH	0	High-side FET gate drive.
26	BST	PWR	High-side drive boost voltage.
27	VDD (Note 22)	PWR	Supply voltage.
28	V25	PWR	Internal 2.5V reference used to power internal circuitry.
29	XTEMP	I	External temperature sensor input. Connect to external 2N3904 diode connected transistor.
30	DDC	I/O	Digital-DC Bus. (Open Drain) Communication between Zilker Labs devices.
31	MGN	1	Signal that enables margining of output voltage.
32	CFG	I, M	Configuration pin. Used to control the switching phase offset, sequencing and other management features.
33	EN	I	Enable input. Active high signal enables PWM switching.
34	DLY0	I, M	Soft-start delay select. Sets the delay from when EN is asserted until the output voltage starts to ramp.
35	DLY1		
36	PG	0	Power-good output.
ePad	SGND	PWR	Exposed thermal pad. Common return for analog signals; internal connection to SGND. Connect to low impedance ground plane.

# NOTES:

- 20. I = Input, O = Output, PWR = Power or Ground. M = Multi-mode pins.
- 21. The SYNC pin can be used as a logic pin, a clock input or a clock output.
- 22.  $V_{DD}$  is measured internally and the value is used to modify the PWM loop gain.



#### Notes

- 1. Ferrite bead is optional for input noise suppression
- 2. The I<sup>2</sup>C/SMBus requires pull-up resistors. Please refer to the I<sup>2</sup>C/SMBus specifications for more details.
- 3. The DDC bus requires a pull-up resistor. The resistance will vary based on the capacitive loading of the bus (and on the number of devices connected). The 10k $\Omega$  default value, assuming a maximum of 100pF per device, provides the necessary 1 $\mu$ s pull-up rise time. Please refer to the DDC Bus section for more information.

FIGURE 2. 12V TO 1.8V/20A APPLICATION CIRCUIT (4.5V UVLO, 10ms SS DELAY, 5ms SS RAMP)

# Typical Application Circuit

The following application circuit represents a typical implementation of the ZL6100. For PMBus operation, it is recommended to tie the enable pin (EN) to SGND.

#### ZL6100 Overview

### Digital-DC Architecture

The ZL6100 is an innovative mixed-signal power conversion and power management IC based on Zilker Labs patented Digital-DC technology that provides an integrated, high performance step-down converter for a wide variety of power supply applications.

Today's embedded power systems are typically designed for optimal efficiency at maximum load, reducing the peak thermal stress by limiting the total thermal dissipation inside the system. Unfortunately, many of these systems are often operated at load levels far below the peak where the power system has been optimized, resulting in reduced efficiency. While this may not cause thermal stress to occur, it does contribute to higher electricity usage and results in higher overall system operating costs.

Zilker Labs' efficiency-adaptive ZL6100 DC/DC controller helps mitigate this scenario by enabling the power converter to automatically change their operating state to increase efficiency and overall performance with little or no user interaction needed.

Its unique PWM loop utilizes an ideal mix of analog and digital blocks to enable precise control of the entire power conversion process with no software required, resulting in a very flexible device that is also very easy to use. An extensive set of power management functions are fully integrated and can be configured using simple pin connections. The user configuration can be saved in an internal non-volatile memory (NVM). Additionally, all functions can be configured and monitored via the SMBus hardware interface using standard PMBus commands, allowing ultimate flexibility.

Once enabled, the ZL6100 is immediately ready to regulate power and perform power management tasks with no programming required. Advanced configuration options and real-time configuration changes are available via the I<sup>2</sup>C/SMBus interface if desired and continuous monitoring of multiple operating parameters is possible with minimal interaction from a host controller. Integrated sub-regulation circuitry enables single supply operation from any supply between 3V and 14V with no secondary bias supplies needed.

The ZL6100 can be configured by simply connecting its pins according to Tables 1 and 2 provided on page 10 and page 11. Additionally, a comprehensive set of online tools and application notes are available to help simplify the design process. An evaluation board is also available to help the user become familiar with the device. This board can be evaluated as a standalone platform using pin configuration settings. A Windows™-based GUI is also provided to enable full configuration and monitoring capability via the I²C/SMBus interface using an available computer and the included USB cable.

Please refer to www.intersil.com for access to the most up-todate documentation or call your local Intersil sales office to order an evaluation kit.



## **Power Conversion Overview**




FIGURE 3. ZL6100 BLOCK DIAGRAM

The ZL6100 operates as a voltage-mode, synchronous buck converter with a selectable constant frequency pulse width modulator (PWM) control scheme that uses external MOSFETs, capacitors, and an inductor to perform power conversion.




FIGURE 4. SYNCHRONOUS BUCK CONVERTER

Figure 4 illustrates the basic synchronous buck converter topology showing the primary power train components. This converter is also called a step-down converter, as the output voltage must always be lower than the input voltage. In its most simple configuration, the ZL6100 requires two external N-channel power MOSFETs, one for the top control MOSFET (QH) and one for the bottom synchronous MOSFET (QL). The amount of time that QH is on as a fraction of the total switching period is known as the duty cycle D, which is described by Equation 1:

$$D \approx \frac{V_{OUT}}{V_{IN}} \tag{EQ. 1}$$

During time D, QH is on and  $V_{IN} - V_{OUT}$  is applied across the inductor. The current ramps up as shown in Figure 5.

When QH turns off (time 1-D), the current flowing in the inductor must continue to flow from the ground up through QL, during which the current ramps down. Since the output capacitor  $C_{OUT}$  exhibits a low impedance at the switching frequency, the AC component of the inductor current is filtered from the output voltage so the load sees nearly a DC voltage.




FIGURE 5. INDUCTOR WAVEFORM

Typically, buck converters specify a maximum duty cycle that effectively limits the maximum output voltage that can be realized for a given input voltage. This duty cycle limit ensures that the lowside MOSFET is allowed to turn on for a minimum amount of time during each switching cycle, which enables the bootstrap capacitor (CB in Figure 4) to be charged up and provide adequate gate drive voltage for the high-side

MOSFET. for more details, see "High-side Driver Boost Circuit" on page 11.

In general, the size of components L1 and  $C_{OUT}$  as well as the overall efficiency of the circuit are inversely proportional to the switching frequency,  $f_{SW}$ . Therefore, the highest efficiency circuit may be realized by switching the MOSFETs at the lowest possible frequency; however, this will result in the largest component size. Conversely, the smallest possible footprint may be realized by switching at the fastest possible frequency but this gives a somewhat lower efficiency. Each user should determine the optimal combination of size and efficiency when determining the switching frequency for each application.

The block diagram for the ZL6100 is illustrated in "Typical Application Circuit" on page 8 In this circuit, the target output voltage is regulated by connecting the differential VSEN pins directly to the output regulation point. The VSEN signal is then compared to a reference voltage that has been set to the desired output voltage level by the user. The error signal derived from this comparison is converted to a digital value with a low-resolution, analog-to-digital (A/D) converter. The digital signal is applied to an adjustable digital compensation filter, and the compensated signal is used to derive the appropriate PWM duty cycle for driving the external MOSFETs in a way that produces the desired output.

The ZL6100 has several features to improve the power conversion efficiency. A non-linear response (NLR) loop improves the response time and reduces the output deviation as a result of a load transient. The ZL6100 monitors the power converter's operating conditions and continuously adjusts the turn-on and turn-off timing of the high-side and low-side MOSFETs to optimize the overall efficiency of the power supply. Adaptive performance optimization algorithms such as dead-time control, diode emulation, and frequency control are available to provide greater efficiency improvement.

#### Power Management Overview

The ZL6100 incorporates a wide range of configurable power management features that are simple to implement with no external components. Additionally, the ZL6100 includes circuit protection features that continuously safeguard the device and load from damage due to unexpected system faults. The ZL6100 can continuously monitor input voltage, output voltage/current, internal temperature, and the temperature of an external thermal diode. A Power-Good output signal is also included to enable power-on reset functionality for an external processor.

All power management functions can be configured using either pin configuration techniques (see Figure 6) or via the I<sup>2</sup>C/SMBus interface. Monitoring parameters can also be preconfigured to provide alerts for specific conditions. See Application Note AN2033 for more details on SMBus monitoring.

#### Multi-mode Pins

In order to simplify circuit design, the ZL6100 incorporates patented multi-mode pins that allow the user to easily configure many aspects of the device with no programming. Most power management features can be configured using these pins. The multi-mode pins can respond to four different connections as shown in Table 1. These pins are sampled when power is applied or by issuing a PMBus Restore command (see Application Note AN2033).

#### **PIN-STRAP SETTINGS**

This is the simplest implementation method, as no external components are required. Using this method, each pin can take on one of three possible states: LOW, OPEN, or HIGH. These pins can be connected to the V25 pin for logic HIGH settings as this pin provides a regulated voltage higher than 2V. Using a single pin, one of three settings can be selected. Using two pins, one of nine settings can be selected.

#### **MULTI-MODE PIN CONFIGURATION**

TABLE 1. MULTI-MODE PIN CONFIGURATION

PIN TIED TO	VALUE
LOW (Logic LOW)	< 0.8VDC
OPEN (N/C)	No Connection
HIGH (Logic HIGH)	> 2.0VDC
Resistor to SGND	Set by resistor value




FIGURE 6. PIN-STRAP AND RESISTOR SETTING EXAMPLES

#### **RESISTOR SETTINGS**

This method allows a greater range of adjustability when connecting a finite value resistor (in a specified range) between the multi-mode pin and SGND. Standard 1% resistor values are used, and only every fourth E96 resistor value is used so the device can reliably recognize the value of resistance connected to the pin while eliminating the error associated with the resistor accuracy. Up to 31 unique selections are available using a single resistor.

#### I<sup>2</sup>C/SMBUS METHOD

Almost any ZL6100 function can be configured via the I<sup>2</sup>C/SMBus interface using standard PMBus commands. Additionally, any value that has been configured using the pin-strap or resistor setting methods can also be re-configured and/or verified via the I<sup>2</sup>C/SMBus. See Application Note AN2033 for more details.



The SMBus device address and VOUT\_MAX are the only parameters that must be set by external pins. All other device parameters can be set via the I<sup>2</sup>C/SMBus. The device address is set using the SA0 and SA1 pins. VOUT\_MAX is determined as 10% greater than the voltage set by the V0 and V1 pins.

## Power Conversion Functional Description

# Internal Bias Regulators and Input Supply Connections

The ZL6100 employs two internal low dropout (LDO) regulators to supply bias voltages for internal circuitry, allowing it to operate from a single input supply. The internal bias regulators are as follows:

- VR:The VR LDO provides a regulated 5V bias supply for the MOSFET driver circuits. It is powered from the VDD pin. A 4.7μF filter capacitor is required at the VR pin.
- V25:The V25 LDO provides a regulated 2.5V bias supply for the main controller circuitry. It is powered from an internal 5V node. A 10µF filter capacitor is required at the V25 pin.

When the input supply (VDD) is higher than 5.5V, the VR pin should not be connected to any other pins. It should only have a filter capacitor attached as shown in Figure 7. Due to the dropout voltage associated with the VR bias regulator, the VDD pin must be connected to the VR pin for designs operating from a supply below 5.5V. Figure 7 illustrates the required connections for both cases.




FIGURE 7. INPUT SUPPLY CONNECTIONS

Note: the internal bias regulators are not designed to be outputs for powering other circuitry. Do not attach external loads to any of these pins. The multi-mode pins may be connected to the V25 pin for logic HIGH settings.

#### High-side Driver Boost Circuit

The gate drive voltage for the high-side MOSFET driver is generated by a floating bootstrap capacitor, CB (see Figure 4). When the lower MOSFET (QL) is turned on, the SW node is pulled to ground and the capacitor is charged from the internal VR bias regulator through diode DB. When QL turns off and the upper MOSFET (QH) turns on, the SW node is pulled up to  $V_{DD}$  and the voltage on the bootstrap capacitor is boosted approximately 5V above  $V_{DD}$  to provide the necessary voltage to power the high-side driver. A Schottky diode should be used for DB to help maximize the high-side drive supply voltage.

#### **Output Voltage Selection**

#### STANDARD MODE

The output voltage may be set to any voltage between 0.6V and 5.0V provided that the input voltage is higher than the desired output voltage by an amount sufficient to prevent the device from exceeding its maximum duty cycle specification. Using the pin-strap method, V<sub>OUT</sub> can be set to any of nine standard voltages as shown in Table 2.

TABLE 2. PIN-STRAP OUTPUT VOLTAGE SETTINGS

		V0				
		LOW OPEN HIGH				
	LOW	0.6V	0.8V	1.0V		
V1	OPEN	1.2V	1.5V	1.8V		
	HIGH	2.5V	3.3V	5.0V		

The resistor setting method can be used to set the output voltage to levels not available in Table 2. Resistors R0 and R1 are selected to produce a specific voltage between 0.6V and 5.0V in 10mV steps. Resistor R1 provides a coarse setting and resistor R0 provides a fine adjustment, thus eliminating the additional errors associated with using two 1% resistors (this typically adds ~1.4% error).

To set  $V_{OUT}$  using resistors, follow the steps below to calculate an index value and then use Table 3 to select the resistor that corresponds to the calculated index value as follows:

- Calculate Index1: Index1 = 4 x V<sub>OUT</sub> (V<sub>OUT</sub> in 10mV steps)
- 2. Round the result down to the nearest whole number.
- 3. Select the value of R1 from Table 3 using the Index1 rounded value from Step 2.
- 4. Calculate Index0: Index0 = 100 x V<sub>OUT</sub> (25 x Index1)
- 5. Select the value of R0 from Table 3 using the Index0 value from Step 4.

TABLE 3. RESISTORS FOR SETTING OUTPUT VOLTAGE

INDEX	R0 OR R1 (kΩ)	INDEX	R0 OR R1 (kΩ)
0	10	13	34.8
1	11	14	38.3
2	12.1	15	42.2
3	13.3	16	46.4
4	14.7	17	51.1
5	16.2	18	56.2
6	17.8	19	61.9
7	19.6	20	68.1
8	21.5	21	75
9	23.7	22	82.5
10	26.1	23	90.9
11	28.7	24	100
12	31.6		

Example from Figure 8: For  $V_{OUT} = 1.33V$ ,

 $Index1 = 4 \times 1.33V = 5.32;$ 

From Table 3, R1 = 16.2k

 $Index0 = (100 \times 1.33V) - (25 \times 5) = 8;$ 

From Table 3, R0 = 21.5k

The output voltage can be determined from the R0 (Index0) and R1 (Index1) values using Equation 2:

$$V_{OUT} = \frac{Index0 + (25xIndex1)}{100}$$
 (EQ. 2)

#### **SMBUS MODE**

The output voltage may be set to any value between 0.6V and 5.0V using a PMBus command over the I<sup>2</sup>C/SMBus interface. See Application Note AN2033 for details.




FIGURE 8. OUTPUT VOLTAGE RESISTOR SETTING EXAMPLE

#### **POLA VOLTAGE TRIM MODE**

The output voltage mapping can be changed to match the voltage setting equations for POLA and DOSA standard modules.

The standard method for adjusting the output voltage for a POLA module is defined by Equation 3:

$$R_{SET} = 10k\Omega \times \frac{0.69 V}{V_{OUT} - 0.69 V} - 1.43k\Omega$$
 (EQ. 3)

The resistor, R<sub>SET</sub>, is external to the POLA module (see Figure 9).

To stay compatible with this existing method for adjusting the output voltage, the module manufacturer should add a  $10k\Omega$  resistor on the module as shown in Figure 10. Now, the same  $R_{SET}$  used for an analog POLA module will provide the same output voltage when using a digital POLA module based on the ZL6100.




FIGURE 9. OUTPUT VOLTAGE SETTING ON POLA MODULE




FIGURE 10. R<sub>SET</sub> ON A POLA MODULE

The POLA mode is activated through pin-strap by connecting a 110k resistor on V0 to SGND. The V1 pin is then used to adjust the output voltage as shown in Table 4

TABLE 4. POLA MODE  $V_{OUT}$  SETTINGS (R0 = 110k, R1 =  $R_{SET}$  + 10k)

V <sub>out</sub> (V)	$\begin{array}{c} \textbf{R}_{\text{SET}} \\ \textbf{IN SERIES WITH} \\ \textbf{10k}\Omega \\ \textbf{RESISTOR} \\ \textbf{(k}\Omega) \end{array}$	V <sub>OUT</sub> (V)	$\begin{array}{c} \textbf{R}_{\textbf{SET}} \\ \textbf{IN SERIES} \\ \textbf{WITH 10k}\Omega \\ \textbf{RESISTOR} \\ \textbf{(k}\Omega) \end{array}$
0.700	162	0.991	21.5
0.752	110	1.000	19.6
0.758	100	1.100	16.2
0.765	90.9	1.158	13.3
0.772	82.5	1.200	12.1
0.790	75.0	1.250	9.09
0.800	56.2	1.500	7.50
0.821	51.1	1.669	5.6
0.834	46.4	1.800	4.64
0.848	42.2	2.295	2.87
0.880	34.8	2.506	2.37
0.899	31.6	3.300	1.21
0.919	28.7	5.000	0.162
0.965	23.7	-	

#### **DOSA VOLTAGE TRIM MODE**

On a DOSA module, the  $V_{\mbox{\scriptsize OUT}}$  setting follows Equation 4:

$$R_{SET} = \frac{6900}{V_{OUT} - 0.69V}$$
 (EQ. 4)

To maintain DOSA compatibility, the same scheme is used as with a POLA module except the  $10k\Omega$  resistor is replaced with a 8.66k resistor as shown in Figure 11.




FIGURE 11. R<sub>SET</sub> ON A DOSA MODULE

The DOSA mode V<sub>OUT</sub> settings are listed in Table 5.

**TABLE 5. DOSA MODE V<sub>OUT</sub> SETTINGS** (R0 = 110k, R1 =  $R_{SET}$  + 8.66k)

v <sub>оит</sub> (V)	$\begin{array}{c} \textbf{R}_{\textbf{SET}} \\ \textbf{IN SERIES} \\ \textbf{WITH } \textbf{8.66k}\Omega \\ \textbf{RESISTOR} \\ \textbf{(k}\Omega) \end{array}$	V <sub>OUT</sub> (V)	$\begin{array}{c} \textbf{R}_{\textbf{SET}} \\ \textbf{IN SERIES} \\ \textbf{WITH } \textbf{8.66k}\Omega \\ \textbf{RESISTOR} \\ \textbf{(k}\Omega) \end{array}$
0.700	162	0.991	22.6
0.752	113	1.000	21.0
0.758	100	1.100	17.8
0.765	90.9	1.158	14.7
0.772	82.5	1.200	13.3
0.790	75.0	1.250	10.5
0.800	57.6	1.500	8.87
0.821	52.3	1.669	6.98
0.834	47.5	1.800	6.04
0.848	43.2	2.295	4.32
0.880	36.5	2.506	3.74
0.899	33.2	3.300	2.61
0.919	30.1	5.000	1.50
0.965	25.5		

#### Start-up Procedure

The ZL6100 follows a specific internal start-up procedure after power is applied to the VDD pin. Table 6 describes the start-up sequence.

If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the EN pin. The device requires approximately 5ms to 10ms to check for specific values stored in its internal memory. If the user has stored values in memory, those values will be loaded. The device will then check the status of all multi-mode pins and load the values associated with the pin settings.

Once this process is completed, the device is ready to accept commands via the I<sup>2</sup>C/SMBus interface and the device is ready to be enabled. Once enabled, the device requires approximately 2ms before its output voltage may be allowed to start its ramp-up process. If a soft-start delay period less than 2ms has been configured (using DLY pins or PMBus commands), the device will default to a 2ms delay period. If a delay period greater than 2ms is configured, the device will wait for the configured delay period prior to starting to ramp its output.

After the delay period has expired, the output will begin to ramp towards its target voltage according to the pre-configured soft-start ramp time that has been set using the SS pin. It should be noted that if the EN pin is tied to VDD, the device will still require approx 5ms to 10ms before the output can begin its ramp-up as described in Table 6.

TABLE 6. ZL6100 START-UP SEQUENCE

STEP	STEP NAME	DESCRIPTION	TIME DURATION	
1	Power Applied	Input voltage is applied to the ZL6100's VDD pin	Depends on input supply ramp time	
2	Internal Memory Check	The device will check for values stored in its internal memory. This step is also performed after a Restore command.	Approx 5ms to 10ms (device will ignore an enable signal or PMBus traffic during this perior	
3	Multi-mode Pin Check	The device loads values configured by the multimode pins.		
4	Device Ready	The device is ready to accept an enable signal.	-	
5	Pre-ramp Delay	The device requires approximately 2ms following an enable signal and prior to ramping its output. Additional pre-ramp delay may be configured using the Delay pins.	Approximately 2ms	

#### Soft-start Delay and Ramp Times

It may be necessary to set a delay from when an enable signal is received until the output voltage starts to ramp to its target value. In addition, the designer may wish to precisely set the time required for  $V_{\text{OUT}}$  to ramp to its target value after the delay period has expired. These features may be used as part of an overall inrush current management strategy or to precisely control how fast a load IC is turned on. The ZL6100 gives the system designer several options for precisely and independently controlling both the delay and ramp time periods.

The soft-start delay period begins when the EN pin is asserted and ends when the delay time expires. The soft-start delay period is set using the DLY (0, 1) pins. Precise ramp delay timing reduces the delay time variations but is only available when the appropriate bit in the MISC\_CONFIG register has been set. Please refer to Application Note AN2033 for details.

The soft-start ramp timer enables a precisely controlled ramp to the nominal  $V_{OUT}$  value that begins once the delay period has expired. The ramp-up is guaranteed monotonic and its slope may be precisely set using the SS pin.

The soft start delay and ramp times can be set to standard values according to Tables 7 and 8 respectively.

**TABLE 7. SOFT-START DELAY SETTINGS** 

		DLY0		
		LOW (ms)	OPEN (ms)	HIGH (ms)
	LOW	0	1	2
DLY1	OPEN	5	10	20
	HIGH	50	100	200

Note: When the device is set to 0ms or 1ms delay, it will begin its ramp up after the internal circuitry has initialized (~2ms).

**TABLE 8. SOFT-START RAMP SETTINGS** 

ss	RAMP TIME (ms)
LOW	0
OPEN	5
HIGH	10

Note: When the device is set to 0ms ramp, it will attempt to ramp as fast as the external load capacitance and loop settings will allow. It is generally recommended to set the soft-start ramp to a value greater than 500µs to prevent inadvertent fault conditions due to excessive inrush current.

If the desired soft start delay and ramp times are not one of the values listed in Tables 7 and 8, the times can be set to a custom value by connecting a resistor from the DLY0 or SS pin to SGND using the appropriate resistor value from Table 9. The value of this resistor is measured upon start-up or Restore and will not change if the resistor is varied after power has been applied to the ZL6100. See Figure 12 for typical connections using resistors.

**TABLE 9. DLY AND SS RESISTOR SETTINGS** 

DLY OR SS (ms)	$R_{DLY}$ OR $R_{SS}$ (k $\Omega$ )	DLY OR SS (ms)	$R_{DLY}$ OR $R_{SS}$ ( $k\Omega$ )
0	10	110	28.7
10	11	120	31.6
20	12.1	130	34.8
30	13.3	140	38.3
40	14.7	150	42.2
50	16.2	160	46.4
60	17.8	170	51.1
70	19.6	180	56.2
80	21.5	190	61.9
90	23.7	200	68.1
100	26.1		





FIGURE 12. DLY AND SS PIN RESISTOR CONNECTIONS

Note: Do not connect a resistor to the DLY1 pin. This pin is not utilized for setting soft-start delay times. Connecting an external resistor to this pin may cause conflicts with other device settings.

The soft-start delay and ramp times can also be set to custom values via the  $I^2C/SMBus$  interface. When the SS delay time is set to 0ms, the device will begin its ramp-up after the internal circuitry has initialized (~2ms). When the soft-start ramp period is set to 0ms, the output will ramp-up as quickly as the output load capacitance and loop settings will allow. It is generally recommended to set the soft-start ramp to a value greater than 500 $\mu$ s to prevent inadvertent fault conditions due to excessive inrush current.

#### Power-Good

The ZL6100 provides a Power-Good (PG) signal that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. By default, the PG pin will assert if the output is within -10%/+15% of the target voltage. These limits and the polarity of the pin may be changed via the  $I^2$ C/SMBus interface. See Application Note AN2033 for details.

A PG delay period is defined as the time from when all conditions within the ZL6100 for asserting PG are met to when the PG pin is actually asserted. This feature is commonly used instead of using an external reset controller to control external digital logic. By default, the ZL6100 PG delay is set equal to the soft-start ramp time setting. Therefore, if the soft-start ramp time is set to 1ms, the PG delay will be set to 10ms. The PG delay may be set independently of the soft-start ramp using the  $\rm l^2C/SMBus$  as described in Application Note AN2033.

#### Switching Frequency and PLL

The ZL6100 incorporates an internal phase-locked loop (PLL) to clock the internal circuitry. The PLL can be driven by an external clock source connected to the SYNC pin. When using the internal oscillator, the SYNC pin can be configured as a clock source for other Zilker Labs devices.

The SYNC pin is a unique pin that can perform multiple functions depending on how it is configured. The CFG pin is

used to select the operating mode of the SYNC pin as shown in Table 10. Figure 13 illustrates the typical connections for each mode.

**TABLE 10. SYNC PIN FUNCTION SELECTION** 

CFG PIN	SYNC PIN FUNCTION
LOW	SYNC is configured as an input
OPEN	Auto Detect mode
HIGH	SYNC is configured as an output $f_{SW} = 400 \text{kHz}$

#### **CONFIGURATION A: SYNC OUTPUT**

When the SYNC pin is configured as an output (CFG pin is tied HIGH), the device will run from its internal oscillator and will drive the resulting internal oscillator signal (preset to 400kHz) onto the SYNC pin so other devices can be synchronized to it. The SYNC pin will not be checked for an incoming clock signal while in this mode.

#### **CONFIGURATION B: SYNC INPUT**

When the SYNC pin is configured as an input (CFG pin is tied LOW), the device will automatically check for a clock signal on the SYNC pin each time EN is asserted. The ZL6100's oscillator will then synchronize with the rising edge of the external clock.

The incoming clock signal must be in the range of 200kHz to 1.4MHz and must be stable when the enable pin is asserted. The clock signal must also exhibit the necessary performance requirements (see the "Electrical Specifications" table beginning on page 3). In the event of a loss of the external clock signal, the output voltage may show transient over/undershoot.

If this happens, the ZL6100 will automatically switch to its internal oscillator and switch at a frequency close to the previous incoming frequency.


#### **CONFIGURATION C:** SYNC AUTO DETECT

When the SYNC pin is configured in auto detect mode (CFG pin is left OPEN), the device will automatically check for a clock signal on the SYNC pin after enable is asserted.

If a clock signal is present, The ZL6100's oscillator will then synchronize the rising edge of the external clock. Refer to "Configuration B: SYNC INPUT".

If no incoming clock signal is present, the ZL6100 will configure the switching frequency according to the state of the SYNC pin as listed in Table 15. In this mode, the ZL6100 will only read the SYNC pin connection during the start-up sequence. Changes to SYNC pin connections will not affect  $f_{SW}$  until the power (VDD) is cycled off and on If the user wishes to run the ZL6100 at a frequency not listed in Table 11, the switching frequency can be set using an external resistor,  $R_{SYNC}$ , connected between SYNC and SGND using Table 12.





C) SYNC = AUTO DETECT

FIGURE 13. SYNC PIN CONFIGURATIONS

**TABLE 11. SWITCHING FREQUENCY SELECTION** 

SYNC PIN	FREQUENCY (Hz)
LOW	200k
OPEN	400k
HIGH	1M
Resistor	See Table 12

TABLE 12. R<sub>SYNC</sub> RESISTOR VALUES

R <sub>SYNC</sub> (kΩ)	f <sub>SW</sub> (kHz)	R <sub>SYNC</sub> (kΩ)	f <sub>SW</sub> (kHz)
10	200	=	-
11	222	26.1	533
12.1	242	28.7	571
13.3	267	31.6	615
14.7	296	34.8	727
16.2	320	38.3	800
17.8	364	46.4	889
19.6	400	51.1	1000
21.5	421	56.2	1143
23.7	471	68.1	1333

The switching frequency can also be set to any value between 200kHz and 1.33MHz using the I<sup>2</sup>C/SMBus interface. The available frequencies below 1.4MHz are defined by  $f_{SW}$  = 8MHz/N, where the whole number N is  $6 \le N \le 40$ . See Application Note AN2033 for details.

If a value other than  $f_{SW}$  = 8MHz/N is entered using a PMBus command, the internal circuitry will select the valid switching frequency value that is closest to the entered value. For example, if 810kHz is entered, the device will select 800kHz (N = 10).

When multiple Zilker Labs devices are used together, connecting the SYNC pins together will force all devices to synchronize with each other. The CFG pin of one device must set its SYNC pin as an output and the remaining devices must have their SYNC pins set as Auto Detect.

**Note**: The switching frequency read back using the appropriate PMBus command will differ slightly from the selected values in Table 12. The difference is due to hardware quantization.

#### **Power Train Component Selection**

The ZL6100 is a synchronous buck converter that uses external MOSFETs, inductor and capacitors to perform the power conversion process. The proper selection of the external components is critical for optimized performance.

To select the appropriate external components for the desired performance goals, the power supply requirements listed in Table 13 must be known.



**TABLE 13. POWER SUPPLY REQUIREMENTS** 

PARAMETER	RANGE	EXAMPLE VALUE
Input voltage (V <sub>IN</sub> )	3.0V to 14.0V	12V
Output voltage (V <sub>OUT</sub> )	0.6V to 5.0V	1.2V
Output current (I <sub>OUT</sub> )	0A to ~25A	20A
Output voltage ripple (V <sub>orip</sub> )	< 3% of V <sub>OUT</sub>	1% of V <sub>OUT</sub>
Output load step (I <sub>ostep</sub> )	< lo	50% of I <sub>o</sub>
Output load step rate	-	10A/μs
Output deviation due to loadstep	-	±50mV
Maximum PCB temp.	+120°C	+85°C
Desired efficiency	-	85%
Other considerations	Various	Optimize for small size

#### **DESIGN GOAL TRADE-OFFS**

The design of the buck power stage requires several compromises among size, efficiency, and cost. The inductor core loss increases with frequency, so there is a trade-off between a small output filter made possible by a higher switching frequency and getting better power supply efficiency. Size can be decreased by increasing the switching frequency at the expense of efficiency. Cost can be minimized by using through-hole inductors and capacitors; however these components are physically large.

To start the design, select a switching frequency based on Table 14. This frequency is a starting point and may be adjusted as the design progresses.

**TABLE 14. CIRCUIT DESIGN CONSIDERATIONS** 

FREQUENCY RANGE	EFFICIENCY	CIRCUIT SIZE
200kHz to 400kHz	Highest	Larger
400kHz to 800kHz	Moderate	Smaller
800kHz to 1.4MHz	Lower	Smallest

#### INDUCTOR SELECTION

The output inductor selection process must include several trade-offs. A high inductance value will result in a low ripple current ( $I_{opp}$ ), which will reduce output capacitance and produce a low output ripple voltage, but may also compromise output transient load performance. Therefore, a balance must be struck between output ripple and optimal load transient performance. A good starting point is to select the output inductor ripple equal to the expected load transient step magnitude ( $I_{ostep}$ ; see Equation 5):

$$I_{OPP} = I_{OSTEP} (EQ. 5)$$

Now the output inductance can be calculated using Equation 6, where  $V_{\text{INM}}$  is the maximum input voltage:

$$L_{OUT} = \frac{V_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{INM}}\right)}{f_{sw} \times I_{opp}} \tag{EQ. 6}$$

The average inductor current is equal to the maximum output current. The peak inductor current ( $I_{Lpk}$ ) is calculated using Equation 7 where  $I_{OUT}$  is the maximum output current.

$$I_{Lpk} = I_{OUT} + \frac{I_{opp}}{2} \tag{EQ. 7}$$

Select an inductor rated for the average DC current with a peak current rating above the peak current computed.

In overcurrent or short-circuit conditions, the inductor may have currents greater than 2x the normal maximum rated output current. It is desirable to use an inductor that still provides some inductance to protect the load and the MOSFETs from damaging currents in this situation.

Once an inductor is selected, the DCR and core losses in the inductor are calculated. Use the DCR specified in the inductor manufacturer's datasheet.

$$P_{LDCR} = DCR \times I_{Lrms}^{\qquad 2} \tag{EQ. 8}$$

 $I_{Lrms}$  is given by

$$I_{Lrms} = \sqrt{I_{OUT}^2 + \frac{(I_{opp})^2}{12}}$$
 (EQ. 9)

where  $I_{OUT}$  is the maximum output current. Next, calculate the core loss of the selected inductor. Since this calculation is specific to each inductor and manufacturer, refer to the chosen inductor datasheet. Add the core loss and the ESR loss and compare the total loss to the maximum power dissipation recommendation in the inductor datasheet.

#### **OUTPUT CAPACITOR SELECTION**

Several trade-offs must also be considered when selecting an output capacitor. Low ESR values are needed to have a small output deviation during transient load steps (V<sub>osag</sub>) and low output voltage ripple (V<sub>orip</sub>). However, capacitors with low ESR, such as semi-stable (X5R and X7R) dielectric ceramic capacitors, also have relatively low capacitance values. Many designs can use a combination of high capacitance devices and low ESR devices in parallel.

For high ripple currents, a low capacitance value can cause a significant amount of output voltage ripple. Likewise, in high transient load steps, a relatively large amount of capacitance is needed to minimize the output voltage deviation while the inductor current ramps up or down to the new steady state output current value.



As a starting point, apportion one-half of the output ripple voltage to the capacitor ESR and the other half to capacitance, as shown in Equations 10 and 11:

$$C_{OUT} = \frac{I_{opp}}{8 \times f_{sw} \times \frac{V_{orip}}{2}}$$
 (EQ. 10)

$$ESR = \frac{V_{orip}}{2 \times I_{opp}}$$
 (EQ. 11)

Use these values to make an initial capacitor selection, using a single capacitor or several capacitors in parallel.

After a capacitor has been selected, the resulting output voltage ripple can be calculated using Equation 12:

$$V_{orip} = I_{opp} \times ESR + \frac{I_{opp}}{8 \times f_{sw} \times C_{OUT}} \tag{EQ. 12} \label{eq:equation:equation:equation}$$

Because each part of this equation was made to be less than or equal to half of the allowed output ripple voltage, the  $V_{\text{orip}}$  should be less than the desired maximum output ripple.

#### **INPUT CAPACITOR**

It is highly recommended that dedicated input capacitors be used in any point-of-load design, even when the supply is powered from a heavily filtered 5V or 12V "bulk" supply from an off-line power supply. This is because of the high RMS ripple current that is drawn by the buck converter topology. This ripple (I<sub>CINrms</sub>) can be determined from Equation 13:

$$I_{CINrms} = I_{OUT} \times \sqrt{D \times (1 - D)}$$
 (EQ. 13)

Without capacitive filtering near the power supply circuit, this current would flow through the supply bus and return planes, coupling noise into other system circuitry. The input capacitors should be rated at 1.2x the ripple current calculated above to avoid overheating of the capacitors due to the high ripple current, which can cause premature failure. Ceramic capacitors with x7R or x5R dielectric with low ESR and 1.1x the maximum expected input voltage are recommended.

#### **BOOTSTRAP CAPACITOR SELECTION**

The high-side driver boost circuit utilizes an external Schottky diode ( $D_B$ ) and an external bootstrap capacitor ( $C_B$ ) to supply sufficient gate drive for the high-side MOSFET driver.  $D_B$  should be a 20mA, 30V Schottky diode or equivalent device and  $C_B$  should be a 1µF ceramic type rated for at least 6.3V.

#### **QL SELECTION**

The bottom MOSFET should be selected primarily based on the device's  $r_{DS(ON)}$  and secondarily based on its gate charge. To choose QL, use Equations 14, 15 and 16, and allow 2% to 5% of the output power to be dissipated in the  $r_{DS(ON)}$  of QL

(lower output voltages and higher step-down ratios will be closer to 5%):

$$P_{OL} = 0.05 \times V_{OUT} \times I_{OUT} \tag{EQ. 14}$$

Calculate the RMS current in QL as shown in Equation 15:

$$I_{hotrms} = I_{Lrms} \times \sqrt{1 - D}$$
 (EQ. 15)

Calculate the desired maximum  $r_{DS(ON)}$  as shown in Equation 16:

$$R_{DS(ON)} = \frac{P_{QL}}{\left(I_{botrms}\right)^2} \tag{EQ. 16}$$

Note that the  $r_{DS(ON)}$  given in the manufacturer's datasheet is measured at +25°C. The actual  $r_{DS(ON)}$  in the end-use application will be much higher. For example, a Vishay Si7114 MOSFET with a junction temperature of +125°C has an  $r_{DS(ON)}$  that is 1.4x higher than the value at +25°C. Select a candidate MOSFET, and calculate the required gate drive current as shown in Equation 17:

$$I_{\sigma} = f_{SW} \times Q_{\sigma} \tag{EQ. 17}$$

Keep in mind that the total allowed gate drive current for both QH and QL is 80mA.

MOSFETs with lower  $r_{DS(ON)}$  tend to have higher gate charge requirements, which increases the current and resulting power required to turn them on and off. Since the MOSFET gate drive circuits are integrated in the ZL6100, this power is dissipated in the ZL6100 according to

Equation 18:

$$P_{OL} = f_{sw} \times Q_g \times V_{INM} \tag{EQ. 18}$$

#### **QH SELECTION**

In addition to the  $r_{DS(ON)}$  loss and gate charge loss, QH also has switching loss. The procedure to select QH is similar to the procedure for QL. First, assign 2% to 5% of the output power to be dissipated in the  $r_{DS(ON)}$  of QH using Equation 18. As was done with QL, calculate the RMS current as shown in Equation 19:

$$I_{toprms} = I_{Lrms} \times \sqrt{D}$$
 (EQ. 19)

Calculate a starting  $r_{DS(ON)}$  as follows, in this example using 5%

$$P_{O\!H} = 0.05 \times V_{O\!U\!T} \times I_{O\!U\!T} \tag{EQ. 20} \label{eq:equation:equation}$$

$$R_{DS(ON)} = \frac{P_{QH}}{\left(I_{toprms}\right)^2}$$
 (EQ. 21)

Select a MOSFET and calculate the resulting gate drive current. Verify that the combined gate drive current from QL and QH does not exceed 80mA.



Next, calculate the switching time using Equation 22:

$$t_{SW} = \frac{Q_g}{I_{gdr}} \tag{EQ. 22}$$

where  $Q_g$  is the gate charge of the selected QH and  $I_{gdr}$  is the peak gate drive current available from the ZL6100.

Although the ZL6100 has a typical gate drive current of 3A, use the minimum guaranteed current of 2A for a conservative design. Using the calculated switching time, calculate the switching power loss in QH using Equation 23:

$$P_{swtop} = V_{INM} \times t_{sw} \times I_{OUT} \times f_{sw}$$
 (EQ. 23)

The total power dissipated by QH is given by Equation 24:

$$P_{OHtot} = P_{OH} + P_{swtop} (EQ. 24)$$

#### MOSFET THERMAL CHECK

Once the power dissipations for QH and QL have been calculated, the MOSFETs junction temperature can be estimated. Using the junction-to-case thermal resistance ( $R_{th}$ ) given in the MOSFET manufacturer's datasheet and the expected maximum printed circuit board temperature, calculate the junction temperature as shown in Equation 25:

$$T_{i\max} = T_{pcb} + \left(P_O \times R_{th}\right) \tag{EQ. 25}$$

#### **CURRENT SENSING COMPONENTS**

Once the current sense method has been selected (See "Current Limit Threshold Selection" on page 19."), the components are selected as follows.

When using the inductor DCR sensing method, the user must also select an R/C network comprised of R1 and CL (see Figure 14).




FIGURE 14. DCR CURRENT SENSING

For the voltage across  $C_L$  to reflect the voltage across the DCR of the inductor, the time constant of the inductor must match the time constant of the RC network (see Equation 26).

$$\tau_{RC} = \tau_{L/DCR}$$
 
$$R_1 \cdot C_L = \frac{L}{DCR}$$
 (EQ. 26)

For L, use the average of the nominal value and the minimum value. Include the effects of tolerance, DC Bias and switching frequency on the inductance when determining the minimum value of L. Use the typical value for DCR.

The value of  $R_1$  should be as small as feasible and no greater than  $5k\Omega$  for best signal-to-noise ratio. The designer should make sure the resistor package size is appropriate for the power dissipated and include this loss in efficiency calculations. In calculating the minimum value of  $R_1$ , the average voltage across  $C_L$  (which is the average  $I_{OUT} \cdot DCR$  product) is small and can be neglected. Therefore, the minimum value of  $R_1$  may be approximated by using Equation  $27 \cdot$ 

$$R_{\mathrm{1-min}} = \frac{D \big(V_{\mathit{IN-max}} - V_{\mathit{OUT}}\big)^2 + \big(1-D\big) \cdot {V_{\mathit{OUT}}}^2}{P_{\mathit{R1pko-max}} \cdot \delta_{\mathit{P}}} \text{(EQ. 27)}$$

where P<sub>R1pkg-max</sub> is the maximum power dissipation specification for the resistor package and  $\delta_P$  is the derating factor for the same parameter (eg.: PR1pkg-max = 0.0625W for 0603 package,  $\delta_P$  = 50% @ +85°C). Once R<sub>1-min</sub> has been calculated, solve for the maximum value of CL from using Equation 28:

$$C_{L-\text{max}} = \frac{L}{R_{1-\text{min}} \cdot DCR}$$
 (EQ. 28)

and choose the next-lowest readily available value (eg.: For  $C_{L\text{-max}}$  = 1.86µF,  $C_L$  = 1.5µF is a good choice). Then substitute the chosen value into the same equation and recalculate the value of  $R_1$ . Choose the 1% resistor standard value closest to this re-calculated value of  $R_1$ . The error due to the mismatch of the two time constants is shown in Equation 29:

$$\varepsilon_{\tau} = \left(1 - \frac{R_1 \cdot C_L \cdot DCR}{L_{avg}}\right) \cdot 100\% \tag{EQ. 29}$$

The value of R<sub>2</sub> should be simply five times that of R<sub>1</sub>:

$$R_2 = 5 \cdot R_1 \tag{EQ. 30}$$

For the  $r_{DS(ON)}$  current sensing method, the external low side MOSFET will act as the sensing element as indicated in Figure 16.

#### **Current Limit Threshold Selection**

It is recommended that the user include a current limiting mechanism in their design to protect the power supply from damage and prevent excessive current from being drawn from the input supply in the event that the output is shorted to ground or an overload condition is imposed on the output. Current limiting is accomplished by sensing the current through the circuit during a portion of the duty cycle.

Output current sensing can be accomplished by measuring the voltage across a series resistive sensing element according to Equation 31:

$$V_{LIM} = I_{LIM} \times R_{SENSE}$$
 (EQ. 31)

Where:



 $I_{LIM}$  is the desired maximum current that should flow in the circuit

R<sub>SENSE</sub> is the resistance of the sensing element


 $V_{\text{LIM}}$  is the voltage across the sensing element at the point the circuit should start limiting the output current.

The ZL6100 supports "lossless" current sensing by measuring the voltage across a resistive element that is already present in the circuit. This eliminates additional efficiency losses incurred by devices that must use an additional series resistance in the circuit.

To set the current limit threshold, the user must first select a current sensing method. The ZL6100 incorporates two methods for current sensing, synchronous MOSFET  $r_{DS(ON)}$  sensing and inductor DC resistance (DCR) sensing; Figure 15 shows a simplified schematic for each method.

The current sensing method can be selected using the ILIM1 pin using Table 15. The ILIM0 pin must have a finite resistor connected to ground in order for Table 15 to be valid. If no resistor is connected between ILIM0 and ground, the default method is MOSFET  $r_{\rm DS(ON)}$  sensing. The current sensing method can be modified via the I²C/SMBus interface. Please refer to Application Note AN2033 for details.

In addition to selecting the current sensing method, the ZL6100 gives the power supply designer several choices for the fault response during over or undercurrent condition. The



MOSFET RDS(ON) SENSING




FIGURE 15. CURRENT SENSING METHODS

user can select the number of violations allowed before declaring fault, a blanking time and the action taken when a fault is detected.

TABLE 15. RESISTOR SETTINGS FOR CURRENT SENSING

ILIM0 PIN (Note 23)	ILIM1 PIN	CURRENT LIMITING CONFIGURATION	NUMBER OF VIOLATIONS ALLOWED (Note 24)	COMMENTS
R <sub>ILIM0</sub>	LOW	Ground-referenced, r <sub>DS(ON)</sub> , sensing Blanking time: 672ns	5	Best for low duty cycle and low f <sub>SW</sub>
R <sub>ILIM0</sub>	OPEN	Output-referenced, down-slope sensing (Inductor DCR sensing) Blanking time: 352ns	5	Best for low duty cycle and high $f_{SW}$
R <sub>ILIM0</sub>	HIGH	Output-referenced, up-slope sensing (Inductor DCR sensing) Blanking time: 352ns	5	Best for high duty cycle
	Resistor	Depends on resistor value used; see Table 16		

#### NOTES:

- 23.  $10k\Omega < R_{ILIM0} < 100k\Omega$
- 24. The number of violations allowed prior to issuing a fault response.



TABLE 16. RESISTOR CONFIGURED CURRENT SENSING METHOD SELECTION

R <sub>ILIMI1</sub> (kΩ)	CURRENT SENSING METHOD	NUMBER OF VIOLATIONS ALLOWED (Note 25)
10		1
11		3
12.1	Ground referenced research consing	5
13.3	Ground-referenced, r <sub>DS(ON)</sub> , sensing Best for low duty cycle and low f <sub>SW</sub>	7
14.7	Blanking time: 672ns	9
16.2		11
17.8		13
19.6		15
21.5		1
23.7		3
26.1	Output-referenced, down-slope	5
28.7	sensing (Inductor DCR sensing) Best	7
31.6	for low duty cycle and high f <sub>SW</sub> Blanking time: 352ns	9
34.8	_ Starming amor sozne	11
38.3		13
42.2		15
46.4		1
51.1		3
56.2	Output referenced up along consing	5
61.9	Output-referenced, up-slope sensing (Inductor DCR sensing)	7
68.1	Best for high duty cycle Blanking time: 352ns	9
75		11
82.5		13
90.9		15

NOTE:

25. The number of violations allowed prior to issuing a fault response

The blanking time represents the time when no current measurement is taken. This is to avoid taking a reading just after a current load step (less accurate due to potential ringing). It is a configurable parameter.

Table 15 includes default parameters for the number of violations and the blanking time using pin-strap.

Once the sensing method has been selected, the user must select the voltage threshold ( $V_{LIM}$ ), the desired current limit threshold, and the resistance of the sensing element.

The current limit threshold can be selected by simply connecting the ILIM0 and ILIM1 pins as shown in Table 17. The groundreferenced sensing method is being used in this mode.

TABLE 17. CURRENT LIMIT THRESHOLD VOLTAGE PIN-STRAP SETTINGS

			ILIM0	
		LOW (mV)	OPEN (mV)	HIGH (mV)
	LOW	20	30	40
ILIM1	OPEN	50	60	70
	HIGH	80	90	100

The threshold voltage can also be selected in 5mV increments by connecting a resistor,  $R_{LIM0}$ , between the ILIM0 pin and ground according to Table 18. This method is preferred if the user does not desire to use or does not have access to the I<sup>2</sup>C/SMBus interface and the desired threshold value is contained in Table 18.

The current limit threshold can also be set to a custom value via the I<sup>2</sup>C/SMBus interface. Please refer to Application Note AN2033 for further details.

TABLE 18. CURRENT LIMIT THRESHOLD VOLTAGE RESISTOR SETTINGS

${f R_{ILIM0}} \ ({f k}\Omega)$	V <sub>LIM</sub> for RDS (mV)	V <sub>LIM</sub> for DCR (mV)
10	0	0
11	5	2.5
12.1	10	5
13.3	15	7.5
14.7	20	10
16.2	25	12.5
17.8	30	15
19.6	35	17.5
21.5	40	20
23.7	45	22.5
26.1	50	25
28.7	55	27.5
31.6	60	30
34.8	65	32.5
38.3	70	35
46.4	80	40
51.1	85	42.5
56.2	90	45
68.1	100	50
82.5	110	55
100	120	60

#### **Loop Compensation**

The ZL6100 operates as a voltage-mode synchronous buck controller with a fixed frequency PWM scheme. Although the ZL6100 uses a digital control loop, it operates much like a traditional analog PWM controller. Figure 16 is a simplified block diagram of the ZL6100 control loop, which differs from an analog control loop only by the constants in the PWM and compensation blocks. As in the analog controller case, the compensation block compares the output voltage to the desired voltage reference and compensation zeroes are added to keep the loop stable. The resulting integrated error signal is used to drive the PWM logic, converting the error signal to a duty cycle to drive the external MOSFETs.




FIGURE 16. CONTROL LOOP BLOCK DIAGRAM

In the ZL6100, the compensation zeros are set by configuring the FC0 and FC1 pins or via the I<sup>2</sup>C/SMBus interface once the user has calculated the required settings. This method eliminates the inaccuracies due to the component tolerances associated with using external resistors and capacitors required with traditional analog controllers. Utilizing the loop compensation settings shown in Table 19 will yield a conservative crossover frequency at a fixed fraction of the switching frequency ( $f_{\text{SW}}/20$ ) and 60° of phase margin.

Step 1: Using Equation 32, calculate the resonant frequency of the LC filter, fn.

$$f_n = \frac{1}{2\pi\sqrt{L \times C}}$$
 (EQ. 32)

Step 2: Based on Table 19 determine the FC0 settings.

Step 3: Calculate the ESR zero frequency ( $f_{ZESR}$ ) using Equation 33.

$$f_{zesr} = \frac{1}{2\pi CRc}$$
 (EQ. 33)

Step 4: Based on Table 19 determine the FC1 setting.

#### Adaptive Compensation

Loop compensation can be a time-consuming process, forcing the designer to accommodate design trade-offs related to performance and stability across a wide range of operating conditions. The ZL6100 offers an adaptive compensation mode that enables the user to increase the stability over a wider range of loading conditions by automatically adapting the loop compensation coefficients for changes in load current.

Setting the loop compensation coefficients through the I<sup>2</sup>C/SMBus interface allows for a second set of coefficients to be stored in the device in order to utilize adaptive loop compensation. This algorithm uses the two sets of compensation coefficients to determine optimal compensation settings as the output load changes. Please refer to Application Note AN2033 for further details on PMBus commands.

TABLE 19. PIN-STRAP SETTINGS FOR LOOP COMPENSATION

FC0 RANGE	FC0 PIN	FC1 RANGE	FC1 PIN			
		$f_{zesr} > f_{sw}/10$	HIGH			
$f_{sw}/60 < f_n < f_{sw}/30$	HIGH	$f_{sw}/10 > f_{zesr} > f_{sw}/30$	OPEN			
		Reserved	LOW			
		Reserved LOW $f_{zesr} > f_{sw}/10 \qquad \qquad \text{HIGH}$ $f_{sw}/10 > f_{zesr} > f_{sw}/30 \qquad \qquad \text{OPEN}$				
$f_{sw}/120 < f_n < f_{sw}/60$	OPEN	$f_{sw}/10 > f_{zesr} > f_{sw}/30$ OPEN	OPEN			
		$t_{sw}/10 > t_{zesr} > t_{sw}/30$ OPEN  Reserved LOW				
		$f_{zesr} > f_{sw}/10$	HIGH			
$f_{sw}/240 < f_n < f_{sw}/120$	LOW	$f_{sw}/10 > f_{zesr} > f_{sw}/30$	OPEN			
		Reserved	LOW			



#### Non-linear Response (NLR) Settings

The ZL6100 incorporates a non-linear response (NLR) loop that decreases the response time and the output voltage deviation in the event of a sudden output load current step. The NLR loop incorporates a secondary error signal processing path that bypasses the primary error loop when the output begins to transition outside of the standard regulation limits. This scheme results in a higher equivalent loop bandwidth than what is possible using a traditional linear loop.

When a load current step function imposed on the output causes the output voltage to drop below the lower regulation limit, the NLR circuitry will force a positive correction signal that will turn on the upper MOSFET and quickly force the output to increase. Conversely, a negative load step (i.e. removing a large load current) will cause the NLR circuitry to force a negative correction signal that will turn on the lower MOSFET and quickly force the output to decrease.

The ZL6100 has been pre-configured with appropriate NLR settings that correspond to the loop compensation settings in Table 19. Please refer to Application Note AN2032 for more details regarding NLR settings.

#### Efficiency Optimized Driver Dead-time Control

The ZL6100 utilizes a closed loop algorithm to optimize the dead-time applied between the gate drive signals for the top and bottom FETs. In a synchronous buck converter, the MOSFET drive circuitry must be designed such that the top and bottom MOSFETs are never in the conducting state at the same time. Potentially damaging currents flow in the circuit if both top and bottom MOSFETs are simultaneously on for periods of time exceeding a few nanoseconds. Conversely, long periods of time in which both MOSFETs are off reduce overall circuit efficiency by allowing current to flow in their parasitic body diodes.

It is therefore advantageous to minimize this dead-time to provide optimum circuit efficiency. In the first order model of a buck converter, the duty cycle is determined by Equation 34:

$$D \approx \frac{V_{OUT}}{V_{IN}} \tag{EQ. 34}$$

However, non-idealities exist that cause the real duty cycle to extend beyond the ideal. Dead-time is one of those non-idealities that can be manipulated to improve efficiency. The ZL6100 has an internal algorithm that constantly adjusts dead-time non-overlap to minimize duty cycle, thus maximizing efficiency. This circuit will null out dead-time differences due to component variation, temperature, and loading effects.

This algorithm is independent of application circuit parameters such as MOSFET type, gate driver delays, rise and fall times and circuit layout. In addition, it does not require drive or MOSFET voltage or current waveform measurements.

#### Adaptive Diode Emulation

Most power converters use synchronous rectification to optimize efficiency over a wide range of input and output conditions. However, at light loads the synchronous MOSFET will typically sink current and introduce additional energy losses associated with higher peak inductor currents, resulting in reduced efficiency. Adaptive diode emulation mode turns off the low-side FET gate drive at low load currents to prevent the inductor current from going negative, reducing the energy losses and increasing overall efficiency. Diode emulation is available to single-phase devices.

Note: the overall bandwidth of the device may be reduced when in diode emulation mode. It is recommended that diode emulation is disabled prior to applying significant load steps.

#### Adaptive Frequency Control

Since switching losses contribute to the efficiency of the power converter, reducing the switching frequency will reduce the switching losses and increase efficiency. The ZL6100 includes Adaptive Frequency Control mode, which effectively reduces the observed switching frequency as the load decreases.

Adaptive frequency mode is enabled by setting bit 0 of MISC\_CONFIG to 1 and is only available while the device is operating within Adaptive Diode Emulation Mode. As the load current is decreased, diode emulation mode decreases the GL on-time to prevent negative inductor current from flowing. As the load is decreased further, the GH pulse width will begin to decrease while maintaining the programmed frequency, f<sub>PROG</sub> (set by the FREQ\_SWITCH command).




FIGURE 17. ADAPTIVE FREQUENCY

Once the GH pulse width (D) reaches 50% of the nominal duty cycle,  $D_{NOM}$  (determined by  $V_{IN}$  and  $V_{OUT}$ ), the switching frequency will start to decrease according to Equations 35, 36 and 37:

f: 
$$D < \frac{D_{NOM}}{2}$$
 (EQ. 35)



then:

$$f_{SW}(D) = \left(\frac{2(f_{SW} - f_{MIN})}{D_{NOM}}\right)D + f_{MIN}$$
 (EQ. 36)

Otherwise:

$$f_{SW}(D) = f_{PROG} \tag{EQ. 37}$$

Refer to Figure 17. Due to quantizing effects inside the IC, the ZL6100 will decrease its frequency in steps between  $f_{SW}$  and  $f_{MIN}$ . The quantity and magnitude of the steps will depend on the difference between  $f_{SW}$  and  $f_{MIN}$  as well as the frequency range.

It should be noted that adaptive frequency mode is not available for current sharing groups and is not allowed when the device is placed in auto-detect mode and a clock source is present on the SYNC pin, or if the device is outputting a clock signal on its SYNC pin.

# Power Management Functional Description

## Input Undervoltage Lockout

The input undervoltage lockout (UVLO) prevents the ZL6100 from operating when the input falls below a preset threshold, indicating the input supply is out of its specified range. The UVLO threshold ( $V_{\rm UVLO}$ ) can be set between 2.85V and 16V using the UVLO pin. The simplest implementation is to connect the UVLO pin as shown in Table 20. If the UVLO pin is left unconnected, the UVLO threshold will default to 4.5V.

**TABLE 20. UVLO THRESHOLD SETTINGS** 

PIN SETTING	UVLO THRESHOLD (V)
LOW	3
OPEN	4.5
HIGH	10.8

If the desired UVLO threshold is not one of the listed choices, the user can configure a threshold between 2.85V and 16V by connecting a resistor between the UVLO pin and SGND by selecting the appropriate resistor from Table 21.

**TABLE 21. UVLO RESISTOR VALUES** 

R <sub>UVLO</sub> (kΩ)	UVLO (V)	R <sub>UVLO</sub> (kΩ)	UVLO (V)
17.8	2.85	46.4	7.42
19.6	3.14	51.1	8.18
21.5	3.44	56.2	8.99
23.7	3.79	61.9	9.9
26.1	4.18	68.1	10.9
28.7	4.59	75	12
31.6	5.06	82.5	13.2
34.8	5.57	90.9	14.54
38.3	6.13	100	16
42.2	6.75		

The UVLO voltage can also be set to any value between 2.85V and 16V via the I<sup>2</sup>C/SMBus interface.

Once an input undervoltage fault condition occurs, the device can respond in a number of ways as shown in Steps 1, 2 and 3.

- 1. Continue operating without interruption.
- Continue operating for a given delay period, followed by shutdown if the fault still exists. The device will remain in shutdown until instructed to restart.
- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.

The default response from a UVLO fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the ZL6100 will be re-enabled.

Please refer to Application Note AN2033 for details on how to configure the UVLO threshold or to select specific UVLO fault response options via the I<sup>2</sup>C/SMBus interface.

#### **Output Overvoltage Protection**

The ZL6100 offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. A hardware comparator is used to compare the actual output voltage (seen at the VSEN pin) to a threshold set to 15% higher than the target output voltage (the default setting). If the VSEN voltage exceeds this threshold, the PG pin will de-assert and the device can then respond in a number of ways as shown in Steps 1 and 2.

- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.
- Turn off the high-side MOSFET and turn on the low-side MOSFET. The low-side MOSFET remains ON until the device attempts a restart.

The default response from an overvoltage fault is to immediately shut down. The device will continuously check for the presence of the fault condition, and when the fault condition no longer exists the device will be re-enabled.

For continuous overvoltage protection when operating from an external clock, the only allowed response is an immediate shutdown.

Please refer to Application Note AN2033 for details on how to select specific overvoltage fault response options via I<sup>2</sup>C/SMBus.

#### **Output Pre-Bias Protection**


An output pre-bias condition exists when an externally applied voltage is present on a power supply's output before the power supply's control IC is enabled. Certain applications require that the converter not be allowed to sink current during start up if a pre-bias condition exists at the output. The ZL6100 provides

pre-bias protection by sampling the output voltage prior to initiating an output ramp.

If a pre-bias voltage lower than the target voltage exists after the pre-configured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both drivers are enabled. The output voltage is then ramped to the final regulation value at the ramp rate set by the SS pin.

The actual time the output will take to ramp from the pre-bias voltage to the target voltage will vary depending on the pre-bias voltage but the total time elapsed from when the delay period expires and when the output reaches its target value will match the pre-configured ramp time. See Figure 18.

If a pre-bias voltage higher than the target voltage exists after the pre-configured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both drivers are enabled with a PWM duty cycle that would ideally create the pre-bias voltage.






FIGURE 18. OUTPUT RESPONSES TO PRE-BIAS VOLTAGES

Once the pre-configured soft-start ramp period has expired, the PG pin will be asserted (assuming the pre-bias voltage is not higher than the overvoltage limit). The PWM will then adjust its duty cycle to match the original target voltage and the output will ramp down to the pre-configured output voltage.

If a pre-bias voltage higher than the overvoltage limit exists, the device will not initiate a turn-on sequence and will declare an overvoltage fault condition to exist. In this case, the device will respond based on the output overvoltage fault response method that has been selected. See "Output Overvoltage

Protection" on page 24. for response options due to an overvoltage condition.

Pre-bias protection is not offered for current sharing groups that also have tracking enabled.

#### **Output Overcurrent Protection**

The ZL6100 can protect the power supply from damage if the output is shorted to ground or if an overload condition is imposed on the output. Once the current limit threshold has been selected (see section "Current Limit Threshold Selection" on page 19), the user may determine the desired course of action in response to the fault condition. The following Steps 1 through 5 overcurrent protection response options are available:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- 3. Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

The default response from an overcurrent fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be re-enabled.

Please refer to Application Note AN2033 for details on how to select specific overcurrent fault response options via  $I^2C/SMBus$ .

#### Thermal Overload Protection

The ZL6100 includes an on-chip thermal sensor that continuously measures the internal temperature of the die and shuts down the device when the temperature exceeds the preset limit. The default temperature limit is set to +125°C in the factory, but the user may set the limit to a different value if desired. See Application Note AN2033 for details. Note that setting a higher thermal limit via the I²C/SMBus interface may result in permanent damage to the device. Once the device has been disabled due to an internal temperature fault, the user may select one of several fault response options as shown in Steps 1 through 5:

- Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- 3. Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.



If the user has configured the device to restart, the device will wait the preset delay period (if configured to do so) and will then check the device temperature. If the temperature has dropped below a threshold that is approximately +15°C lower than the selected temperature fault limit, the device will attempt to re-start. If the temperature still exceeds the fault limit the device will wait the preset delay period and retry again.

The default response from a temperature fault is an immediate shutdown of the device. The device will continuously check for the fault condition, and once the fault has cleared the ZL6100 will be re-enabled.

Please refer to Application Note AN2033 for details on how to select specific temperature fault response options via I<sup>2</sup>C/SMBus.

#### Voltage Tracking

Numerous high performance systems place stringent demands on the order in which the power supply voltages are turned on. This is particularly true when powering FPGAs, ASICs, and other advanced processor devices that require multiple supply voltages to power a single die. In most cases, the I/O interface operates at a higher voltage than the core and therefore the core supply voltage must not exceed the I/O supply voltage according to the manufacturers' specifications.

Voltage tracking protects these sensitive ICs by limiting the differential voltage between multiple power supplies during the power-up and power down sequence. The ZL6100 integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. The VTRK pin is an analog input that, when tracking mode is enabled, configures the voltage applied to the VTRK pin to act as a reference for the device's output regulation.


The ZL6100 offers two modes of tracking:


- Coincident. This mode configures the ZL6100 to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.
- Ratiometric. This mode configures the ZL6100 to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but an external resistor string may be used to configure a different tracking ratio.

Figure 19 illustrates the typical connection and the two tracking modes.

The master ZL6100 device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. A delay of at least 10ms must be configured into the master device using the DLY(0,1) pins, and the user may also configure a specific ramp rate using the SS pin. Any device that is configured for tracking mode will ignore its soft-start delay and ramp time settings (SS and DLY(0,1) pins) and its

output will take on the turn-on/turn-off characteristics of the reference voltage present at the VTRK pin. All of the ENABLE pins in the tracking group must be connected together and driven by a single logic source. Tracking is configured via the I<sup>2</sup>C/SMBus interface by using the TRACK\_CONFIG PMBus command. Please refer to Application Note AN2033 for more information on configuring tracking mode using PMBus.








FIGURE 19. TRACKING MODES

#### **Voltage Margining**

The ZL6100 offers a simple means to vary its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating over its specified supply voltage range. The MGN command is set by driving the MGN pin or through the I<sup>2</sup>C/SMBus interface. The MGN pin is a tri-level input that is continuously monitored and can be driven directly by a processor I/O pin or other logic-level output.

The ZL6100's output will be forced higher than its nominal set point when the MGN command is set HIGH, and the output will be forced lower than its nominal set point when the MGN command is set LOW. Default margin limits of  $V_{NOM}\,\pm5\%$  are pre-loaded in the factory, but the margin limits can be modified through the I²C/SMBus interface to as high as  $V_{NOM}\,+\,10\%$  or as low as 0V, where  $V_{NOM}$  is the nominal output voltage set point determined by the V0 and V1 pins. A safety feature prevents the user from configuring the output voltage to exceed  $V_{NOM}\,+\,10\%$  under any conditions.

The margin limits and the MGN command can both be set individually through the I<sup>2</sup>C/SMBus interface. Additionally, the transition rate between the nominal output voltage and either margin limit can be configured through the I<sup>2</sup>C interface. Please refer to Application Note AN2033 for detailed instructions on modifying the margining configurations.

#### I<sup>2</sup>C/SMBus Communications

The ZL6100 provides an I<sup>2</sup>C/SMBus digital interface that enables the user to configure all aspects of the device operation as well as monitor the input and output parameters. The ZL6100 can be used with any standard 2-wire I<sup>2</sup>C host device. In addition, the device is compatible with SMBus version 2.0 and includes an SALRT line to help mitigate bandwidth limitations related to continuous fault monitoring. Pull-up resistors are required on the I<sup>2</sup>C/SMBus as specified in the SMBus 2.0 specification. The ZL6100 accepts most standard PMBus commands. When controlling the device with PMBus commands, it is recommended that the enable pin is tied to SGND.

#### I<sup>2</sup>C/SMBus Device Address Selection

When communicating with multiple SMBus devices using the I<sup>2</sup>C/SMBus interface, each device must have its own unique address so the host can distinguish between the devices. The device address can be set according to the pin-strap options listed in Table 22. Address values are right-justified.

TABLE 22. SMBus DEVICE ADDRESS SELECTION

			SA0	
		LOW	OPEN	HIGH
	LOW	0x20	0x21	0x22
SA1	OPEN	0x23	0x24	0x25
	HIGH	0x26	0x27	Reserved

If additional device addresses are required, a resistor can be connected to the SA0 pin according to Table 23 to provide up to 25 unique device addresses. In this case, the SA1 pin should be tied to SGND.

**TABLE 23. SMBus ADDRESS VALUES** 

R <sub>SA</sub> (kΩ)	SMBus ADDRESS	R <sub>SA</sub> (kΩ)	SMBus ADDRESS
10	0x00	34.8	0x0D
11	0x01	38.3	0x0E
12.1	0x02	42.2	0x0F
13.3	0x03	46.4	0x10
14.7	0x04	51.1	0x11
16.2	0x05	56.2	0x12
17.8	0x06	61.9	0x13
19.6	0x07	68.1	0x14
21.5	0x08	75	0x15
23.7	0x09	82.5	0x16
26.1	0x0A	90.9	0x17
28.7	0x0B	100	0x18
31.6	0x0C		

If more than 25 unique device addresses are required or if other SMBus address values are desired, both the SA0 and SA1 pins can be configured with a resistor to SGND according to Equation 38 and Table 24.

SMBusaddress= 25 • (SA1 index) + (SA0 index)(in decimal)
(EQ. 38)

Using this method, the user can theoretically configure up to 625 unique SMBus addresses, however the SMBus is inherently limited to 128 devices so attempting to configure an address higher than 128 (0x80) will cause the device address to repeat (i.e, attempting to configure a device address of 129 (0x81) would result in a device address of 1). Therefore, the user should use index values 0-4 on the SA1 pin and the full range of index values on the SA0 pin, which will provide 125 device address combinations.

Note that the SMBus address 0x4B is reserved for device test and cannot be used in the system.

**TABLE 24. SMBus ADDRESS INDEX VALUES** 

R <sub>SA</sub> (kΩ)	SA0 or SA1 INDEX	R <sub>SA</sub> (kΩ)	SA0 or SA1 INDEX
10	0	34.8	13
11	1	38.3	14
12.1	2	42.2	15
13.3	3	46.4	16
14.7	4	51.1	17
16.2	5	56.2	18
17.8	6	61.9	19
19.6	7	68.1	20
21.5	8	75	21
23.7	9	82.5	22
26.1	10	90.9	23
28.7	11	100	24
31.6	12		



To determine the SA0 and SA1 resistor values given an SMBus address (in decimal), follow the indicated steps to calculate an index value and then use Table to select the resistor that corresponds to the calculated index value as shown in Steps 1 through 5:

1. Calculate SA1 Index:

SA1 Index = Address (in decimal) ÷ 25

- 2. Round the result down to the nearest whole number.
- 3. Select the value of R1 from Table using the SA1 Index rounded value from Step 2.
- 4. Calculate SA0 Index:

SA0 Index = Address - (25 x SA1 Index)

5. Select the value of R0 from Table 24 using the SA0 Index value from Step 4.

#### Digital-DC Bus

The Digital-DC (DDC) communications bus is used to communicate between Zilker Labs Digital-DC devices. This dedicated bus provides the communication channel between devices for features such as sequencing, fault spreading, and current sharing. The DDC pin on all Digital-DC devices in an application should be connected together. A pull-up resistor is required on the DDC bus in order to guarantee the rise time as follows:

Rise time = 
$$R_{PU} \cdot C_{LOAD} \approx 1 \,\mu s$$
 (EQ. 39)

where R<sub>PU</sub> is the DDC bus pull-up resistance and C<sub>I OAD</sub> is the bus loading. The pull-up resistor may be tied to VR or to an external 3.3V or 5V supply as long as this voltage is present prior to or during device power-up. As rules of thumb, each device connected to the DDC bus presents approx 10pF of capacitive loading, and each inch of FR4 PCB trace introduces approx 2pF. The ideal design will use a central pull-up resistor that is well-matched to the total load capacitance. In power module applications, the user should consider whether to place the pull-up resistor on the module or on the PCB of the end application. The minimum pull-up resistance should be limited to a value that enables any device to assert the bus to a voltage that will ensure a logic 0 (typically 0.8V at the device monitoring point) given the pull-up voltage (5V if tied to VR) and the pull-down current capability of the ZL6100 (nominally 4mA).

#### Phase Spreading

When multiple point of load converters share a common DC input supply, it is desirable to adjust the clock phase offset of each device such that not all devices start to switch simultaneously. Setting each converter to start its switching cycle at a different point in time can dramatically reduce input capacitance requirements and efficiency losses. Since the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses proportional to the  $I_{\mbox{\footnotesize{RMS}}}^2$  are reduced dramatically.

In order to enable phase spreading, all converters must be synchronized to the same switching clock. The CFG pin is used to set the configuration of the SYNC pin for each device as described in section "Switching Frequency and PLL" on page 15.

Selecting the phase offset for the device is accomplished by selecting a device address according to Equation 40:

Phase offset = device address x  $45^{\circ}$  (EQ. 40)

#### For example:

- A device address of 0x00 or 0x20 would configure no phase offset
- A device address of 0x01 or 0x21 would configure 45° of phase offset
- A device address of 0x02 or 0x22 would configure 90° of phase offset

The phase offset of each device may also be set to any value between 0° and 360° in 22.5° increments via the I<sup>2</sup>C/SMBus interface. Refer to Application Note AN2033 for further details.

#### **Output Sequencing**

A group of Digital-DC devices may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another supply reaching its operating voltage in order to avoid latch-up from occurring. Multi-device sequencing can be achieved by configuring each device through the I<sup>2</sup>C/SMBus interface or by using Zilker Labs patented autonomous sequencing mode.

Autonomous sequencing mode configures sequencing by using events transmitted between devices over the DDC bus. This mode is not available on current sharing rails.

The sequencing order is determined using each device's SMBus address. Using autonomous sequencing mode (configured using the CFG pin), the devices must be assigned sequential SMBus addresses with no missing addresses in the chain. This mode will also constrain each device to have a phase offset according to its SMBus address as described in section "Phase Spreading" on page 28".

The sequencing group will turn on in order starting with the device with the lowest SMBus address and will continue through to turn on each device in the address chain until all devices connected have been turned on. When turning off, the device with the highest SMBus address will turn off first followed in reverse order by the other devices in the group.

Sequencing is configured by connecting a resistor from the CFG pin to ground as described in Table 25. The CFG pin is also used to set the configuration of the SYNC pin as well as to determine the sequencing method and order. Please refer to "Switching Frequency and PLL" on page 15" for more details on the operating parameters of the SYNC pin.



Multiple device sequencing may also be achieved by issuing PMBus commands to assign the preceding device in the sequencing chain as well as the device that will follow in the sequencing chain. This method places fewer restrictions on SMBus address (no need of sequential address) and also allows the user to assign any phase offset to any device irrespective of its SMBus device address.

The Enable pins of all devices in a sequencing group must be tied together and driven high to initiate a sequenced turn-on of the group. Enable must be driven low to initiate a sequenced turnoff of the group.

Refer to Application Note AN2033 for details on sequencing via the I<sup>2</sup>C/SMBus interface.

#### Fault Spreading

Digital DC devices can be configured to broadcast a fault event over the DDC bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the DDC bus. The other devices on the DDC bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do SO.

#### Temperature Monitoring Using the XTEMP Pin

The ZL6100 supports measurement of an external device temperature using either a thermal diode integrated in a processor, FPGA or ASIC, or using a discrete diode-connected 2N3904 NPN transistor. Figure 20 illustrates the typical connections required.




FIGURE 20. EXTERNAL TEMPERATURE MONITORING

#### Active Current Sharing

Paralleling multiple ZL6100 devices can be used to increase the output current capability of a single power rail. By connecting the DDC pins of each device together and configuring the devices as a current sharing rail, the units will share the current equally within a few percent.

Figure 21 illustrates a typical connection for three devices.




FIGURE 21. CURRENT SHARING GROUP

The ZL6100 uses a low-bandwidth digital current sharing technique to balance the unequal device output loading by aligning the load lines of member devices to a reference device.

TABLE 25	CEG DIN	CONFIGURATIONS	FOR SEQUENCING
TABLE 25.	CFG PIN	CONFIGURATIONS	FOR SEQUENCING

$R_{CFG} \ (k\Omega)$	SYNC PIN CONFIGURATION	SEQUENCING CONFIGURATION
10	Input	Seguencing is disabled
11	Auto Detect	
12.1	Output	
14.7	Input	The ZL6100 is configured as the first device in a nested
16.2	Auto Detect	sequencing group. Turn on order is based on the device SMBus address.
17.8	Output	
21.5	Input	The ZL6100 is configured as a last device in a nested
23.7	Auto Detect	sequencing group. Turn on order is based on the device SMBus address.
26.1	Output	
31.6	Input	The ZL6100 is configured as the middle device in a nested
34.8	Auto Detect	sequencing group. Turn on order is based on the device SMBus address.
38.3	Output	

Droop resistance is used to add artificial resistance in the output voltage path to control the slope of the load line curve, calibrating out the physical parasitic mismatches due to power train components and PCB layout.

Upon system start-up, the device with the lowest member position as selected in ISHARE\_CONFIG is defined as the reference device. The remaining devices are members. The reference device broadcasts its current over the DDC bus. The members use the reference current information to trim their voltages (VMEMBER) to balance the current loading of each device in the system.




FIGURE 22. ACTIVE CURRENT SHARING

Figure 22 shows that, for load lines with identical slopes, the member voltage is increased towards the reference voltage which closes the gap between the inductor currents.

The relation between reference and member current and voltage is given by using Equation 41:

$$V_{member} = V_{OUT} + R \times \left(I_{REFERENCE} - I_{MEMBER}\right) \ \ (\text{EQ. 41})$$

where R is the value of the droop resistance.

The ISHARE\_CONFIG command is used to configure the device for active current sharing. The default setting is a standalone non-current sharing device. A current sharing rail can be part of a system sequencing group.

For fault configuration, the current share rail is configured in a quasi-redundant mode. In this mode, when a member device fails, the remaining members will continue to operate and attempt to maintain regulation. Of the remaining devices, the device with the lowest member position will become the reference. If fault spreading is enabled, the current share rail failure is not broadcast until the entire current share rail fails.

Up to eight (8) devices can be configured in a given current sharing rail. The maximum current for a current sharing rail is limited by the droop and number of phases. Refer to Application Note AN2034 "Current Sharing with Digital-DC™ Devices" for complete details on current sharing.

#### Phase Adding/Dropping

The ZL6100 allows multiple power converters to be connected in parallel to supply higher load currents than can be addressed using a single-phase design. In doing so, the power converter is optimized at a load current range that requires all phases to be operational. During periods of light loading, it may be beneficial to disable one or more phases in order to eliminate the current drain and switching losses associated with those phases, resulting in higher efficiency.

The ZL6100 offers the ability to add and drop phases using a simple command in response to an observed load current



change, enabling the system to continuously optimize overall efficiency across a wide load range. All phases in a current share rail are considered active prior to the current sharing rail ramp to power-good.

Phases can be dropped after power-good is reached. Any member of the current sharing rail can be dropped. If the reference device is dropped, the remaining active device with the lowest member position will become the new reference.

Additionally, any change to the number of members of a current sharing rail will precipitate autonomous phase distribution within the rail where all active phases realign their phase position based on their order within the number of active members.

If the members of a current sharing rail are forced to shut down due to an observed fault, all members of the rail will attempt to re-start simultaneously after the fault has cleared.

# Monitoring via I<sup>2</sup>C/SMBus

A system controller can monitor a wide variety of different ZL6100 system parameters through the I<sup>2</sup>C/SMBus interface. The device can monitor for fault conditions by monitoring the SALRT pin, which will be pulled low when any number of preconfigured fault conditions occur.

The device can also be monitored continuously for any number of power conversion parameters including but not limited to the following:

- · Input voltage/Output voltage
- · Output current
- · Internal junction temperature
- · Temperature of an external device
- · Switching frequency
- Duty cycle

The PMBus Host should respond to SALRT as follows:

- 1. ZL device pulls SALRT Low
- 2. PMBus Host detects that SALRT is now low, performs transmission with Alert Response Address to find which ZL device is pulling SALRT low.
- 3. PMBus Host talks to the ZL device that has pulled SALRT low. The actions that the host performs are up to the System Designer.

If multiple devices are faulting, SALRT will still be low after doing the above steps and will require transmission with the Alert Response Address repeatedly until all faults are cleared.

Please refer to Application Note AN2033 for details on how to monitor specific parameters via the I<sup>2</sup>C/SMBus interface.

#### Snapshot™ Parameter Capture

The ZL6100 offers a special mechanism that enables the user to capture parametric data during normal operation or following

a fault. The Snapshot functionality is enabled by setting bit 1 of MISC\_CONFIG to 1.

See AN2033 for details on using the Snapshot feature in addition to the parameters supported. The Snapshot feature enables the user to read status and parameters via a block read transfer through the SMBus.

The SNAPSHOT\_CONTROL command enables the user to store the snapshot parameters to Flash memory in response to a pending fault as well as to read the stored data from Flash memory after a fault has occurred. Table 26 describes the usage of this command. Automatic writes to Flash memory following a fault are triggered when any fault threshold level is exceeded, provided that the specific fault's response is to shut down (writing to Flash memory is not allowed if the device is configured to re-try following the specific fault condition). It should also be noted that the device's  $V_{\rm DD}$  voltage must be maintained during the time when the device is writing the data to Flash memory; a process that requires between 700 $\mu$ s to 1400 $\mu$ s depending on whether the data is set up for a block write. Undesirable results may be observed if the device's  $V_{\rm DD}$  supply drops below 3.0V during this process.

TABLE 26. SNAPSHOT\_CONTROL COMMAND

DATA VALUE	DESCRIPTION
1	Copies current SNAPSHOT values from Flash memory to RAM for immediate access using SNAPSHOT command.
2	Writes current SNAPSHOT values to Flash memory. Only available when device is disabled.

In the event that the device experiences a fault and power is lost, the user can extract the last SNAPSHOT parameters stored during the fault by writing a 1 to SNAPSHOT\_CONTROL (transfers data from Flash memory to RAM) and then issuing a SNAPSHOT command (reads data from RAM via SMBus).



#### Non-Volatile Memory and Device Security Features

The ZL6100 has internal non-volatile memory where user configurations are stored. Integrated security measures ensure that the user can only restore the device to a level that has been made available to them. Refer to "Start-up Procedure" on page 13, for details on how the device loads stored values from internal memory during start-up.

During the initialization process, the ZL6100 checks for stored values contained in its internal non-volatile memory. The ZL6100 offers two internal memory storage units that are accessible by the user as follows:

 Default Store: A power supply module manufacturer may want to protect the module from damage by preventing the user from being able to modify certain values that are related to the physical construction of the module. In this

- case, the module manufacturer would use the Default Store and would allow the user to restore the device to its default setting but would restrict the user from restoring the device to the factory settings.
- User Store: The manufacturer of a piece of equipment may want to provide the ability to modify certain power supply settings while still protecting the equipment from modifying values that can lead to a system level fault. The equipment manufacturer would use the User Store to achieve this goal.

Please refer to Application Note AN2033 for details on how to set specific security measures via the I<sup>2</sup>C/SMBus interface.

## Related Tools and Documentation

The following application support documents and tools are available to help simplify your design.

#### Related Documentation

ITEM	DESCRIPTION
ZL6100EVAL1Z	Evaluation Board - 40A single phase
AN2033	Application Note: Digital-DC PMBus Command Set
AN2034	Application Note: Digital-DC Current Sharing
AN2035	Application Note: Digital-DC Control Loop Compensation



# Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
8/6/12	FN6876.3	Added Note 4 for part ZL6100ALAF, Added part ZL6100ALBF and updated PKG DWG No. from L36.6X6A TO L36.6X6C in ordering information Stamped "Not Recommended for New Designs Recommended Replacement Part ZL6105". Changed POD from L36.6X6A TO L36.6X6C
11/30/10 FN	FN6876.2	Added following statement to disclaimer on page 33: "This product is subject to a license from Power One, Inc. related to digital power technology as set forth in U.S. Patent No. 7,000,125 and other related patents owned by Power One, Inc. These license rights do not extend to stand-alone POL regulators unless a royalty is paid to Power One, Inc."
		Removed notes "Limits established by characterization and not production tested." and "Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested." from "Electrical Specifications" table and replaced with new standard note in MIN/MAX columns, "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design."
10/28/10		Typo on page 30 in Table 25, second column heading CONFIGURATION was misspelled.
9/16/10		<ol> <li>Page 1, 1st sentence, changed "The ZL6100 is a digital DC/DC controller with" to "ZL6100 is a digital power controller with"</li> <li>On page 1, Ordering Info table, added MSL note.</li> <li>On page 3, Electrical Specifications table, added Boldface Limits" Note to title area. Added Note 19: "Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested."</li> <li>On page 6, Pin 9, IC diagram, changed "SALR" to "SALRT"</li> <li>On page 13, Table 4, 4th column, 5th entry down, changed "12." To "12.1"</li> <li>On page 13, Table 5 title, changed "DOSA MOSE" to "DOSA MODE"</li> <li>On page 13, Table 5, 1st column, last entry, changed "0.965V" to "0.965"</li> <li>On page 20, 2nd paragraph (starts with "To set the current limit"), last sentence starts with "Figure 17 shows a simplified", change to "Figure 15 shows a simplified"</li> <li>On page 21, Table 18, 1st column heading, changed "RLIM0" to "RILIM0"</li> <li>On page 27, Table 23, add two entries</li> </ol>
		<ul> <li>a. Between 19.6 and 21.5 changed to 23.7 with address 0x09</li> <li>b. Between 68.1 and 75 changed to 82.5 with address 0x16</li> <li>12. On page 27, 2nd column, added sentence "Note that the SMBus address 0x4B is reserved for device test and cannot be used in the system." As a separate paragraph just before Table 24.</li> <li>13. On page 31, 2nd column, 2nd paragraph, changed to read: "See AN2033 for details on using the Snapshot feature in addition to the parameters supported. The Snapshot feature enables the user to read status and parameters via a block read transfer through the SMBus."</li> <li>14. On page 31, removed Table 26. Snapshot Parameters</li> <li>15. Page 34. Updated POD to newest revision. Converted to new POD standard (Added Land Pattern and moved dimensions from table onto drawing. Added JEDEC #)</li> </ul>
9/08/09	FN6876.1	Initial Release to web.

© Copyright Intersil Americas LLC 2009-2012. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. This product is subject to a license from Power One, Inc. related to digital power technology as set forth in U.S. Patent No. 7,000,125 and other related patents owned by Power One, Inc. These license rights do not extend to stand-alone POL regulators unless a royalty is paid to Power One, Inc.


For information regarding Intersil Corporation and its products, see <a href="www.intersil.com">www.intersil.com</a>





# **Package Outline Drawing**


#### L36.6x6C

36 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 4/10









0 . 00 MIN. 0 . 05 MAX. DETAIL "X"

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. JEDEC reference drawing: MO-220VJJD.

