

Dual-Supply 2:1 SIM Card Multiplexer/Translator With Slot Dedicated Dual LDO

Check for Samples: TXS02324

FEATURES

- · Level Translator
 - VDDIO Range of 1.7 V to 3.3 V
- Low-Dropout (LDO) Regulator
 - 50-mA LDO Regulator With Enable
 - 1.8-V or 2.95-V Selectable Output Voltage
 - 2.3-V to 5.5-V Input Voltage Range
 - Very Low Dropout: 100 mV (Max) at 50 mA
- Control and Communication Through I²C Interface With Baseband Processor
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)
- Package
 - 20-Pin QFN (3 mm x 3 mm)

(TOP VIEW) 15 14 13 12 11 SIMCLK RSTX [16] DNU SIMRST GND 1 (8 SIM1CLK SIM2CLK 190 (Z SIM1IO 1 @ SIM2IO (20) SIM1RST $\begin{pmatrix} 1 \\ 2 \end{pmatrix} \begin{pmatrix} 3 \\ 4 \end{pmatrix}$ GND

RUK PACKAGE

Note: The Exposed Thermal Pad must be connect to Ground.

DESCRIPTION/ORDERING INFORMATION

The TXS02324 is a complete dual-supply standby Smart Identity Module (SIM) card solution for interfacing wireless baseband processors with two individual SIM subscriber cards to store data for mobile handset applications. It is a custom device which is used to extend a single SIM/UICC interface to be able to support two SIMs/UICCs.

The device complies with ISO/IEC Smart-Card Interface requirements as well as GSM and 3G mobile standards. It includes a high-speed level translator capable of supporting Class-B (2.95 V) and Class-C (1.8 V) interfaces, two low-dropout (LDO) voltage regulators that have output voltages that are selectable between 2.95-V Class-B and 1.8-V Class-C interfaces, an integrated "fast-mode" 400 kb/s "slave" I2C control register interface for configuration purposes, a 32-kHz clock input for internal timing generation.

The voltage-level translator has two supply voltage pins. VDDIO sets the reference for the baseband interface and can be operated from 1.7 V to 3.3 V. VSIM1 and VSIM2 are programmed to either 1.8 V or 2.95 V, each supplied by an independent internal LDO regulator. The integrated LDO accepts input battery voltages from 2.3 V to 5.5 V and outputs up to 50 mA to the B-side circuitry and external Class-B or Class-C SIM card.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	QFN – RUK	Tape and reel	TXS02324RUKR	ZUY	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






Figure 1. Interfacing With SIM Card



TERMINAL FUNCTIONS

NO.	NAME	TYPE ⁽¹⁾	POWER DOMAIN	DESCRIPTION
1	SIM2RST	0	VSIM2	SIM2 reset
2	VSIM2	0	VSIM2	1.8 V/2.95 V supply voltage to SIM2
3	VBAT	Р	VBAT	Battery power supply
4	GND	G		Ground
5	VSIM1	0	VSIM1	1.8 V/2.95 V supply voltage to SIM1
6	SIM1RST	0	VSIM1	SIM1 reset
7	SIM1IO	I/O	VSIM1	SIM1 data
8	SIM1CLK	0	VSIM1	SIM1 clock
9	SIMRST	I	VDDIO	UICC/SIM reset from baseband
10	SIMCLK	I	VDDIO	UICC/SIM clock
11	SIMIO	I/O	VDDIO	UICC/SIM data
12	VDDIO	Р	VDDIO	1.8-V power supply for device operation and I/O buffers toward baseband
13	SCL	I	VDDIO	I ² C clock
14	SDA	I/O	VDDIO	I ² C data
15	IRQ	I/O	VDDIO	Interrupt to baseband. This signal is used to set the I2C address.
16	RSTX	I	VDDIO	Active-low reset input from baseband
17	DNU	I	VDDIO	Do not use. Should not be electrically connected.
18	GND	G	-	GROUND
19	SIM2CLK	0	VSIM2	SIM2 clock
20	SIM2IO	I/O	VSIM2	SIM2 data

⁽¹⁾ G = Ground, I = Input, O = Output, P = Power



Table 1. Register Overview

	REGISTER BITS					COMMAND		READ	POWER-UP		
В7	В6	B5	В4	В3	B2	B1	В0	BYTE (HEX)	REGISTER	OR WRITE	DEFAULT
0	0	0	1	0	0	0	1	00h	Device hardware revision information	R	0001 0001
0	0	0	0	0	0	0	0	01h	Software revision information	R	0000 0000
_	nterface atus	SIM1 Ir Sta	nterface tus	Unused	Unused	Unused	Unused	04h	Status Register	R	0000 0000
	nterface atus	SIM2 Voltage Select	SIM2 LDO Enable/ Disable	_	nterface itus	SIM1 Voltage Select	SIM1 LDO Enable/ Disable	08h	SIM Interface Control Register	R/W	0000 0000



Table 2. Device Hardware Revision Register (00h)

Device HW Driver Register	Bits(s)	Type (R/W)	Description
HW identification	7:0	R	This register contains the manufacturer and device ID ⁽¹⁾ (value to be specified by the manufacturer)

(1) The manufacturer ID part of this data shall remain unchanged when the HW revision ID is updated. The manufacturer ID shall uniquely identify the manufacturer. The manufacturer ID is encoded on the MSB nibble.

Table 3. Device Software Revision Register (01h)

Device SW Driver Register	Bits(s)	Type (R/W)	Description
SW Driver Version	7:0	R	This register contains information about the SW driver required for this device. This information shall only be updated when changes to the device requires SW modifications. Initial register value is 00h

Table 4. Status Register (04h)

Status Register	Bits(s)	Type (R/W)	Description
Unused	0	Unused	Unused
Unused	1	Unused	Unused
Unused	2	Unused	Unused
Unused	3	Unused	Unused
SIM1 Interface Status [1:0]	5:4 ⁽¹⁾	R	Status of SIM1 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated
SIM2 Interface Status [1:0]	7:6 ⁽¹⁾	R	Status of SIM2 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated

⁽¹⁾ The content of bits 5:4 and 7:6 reflects the value written to the state bits in the SIM Interface control register 3:2 and 7:6 respectively and the setting of the regulator bits in the SIM interface control register 0 and 4 respectively.

Table 5. SIM Interface Control Register (08h)(1)(2)

Status Register	Bit(s)	Type (R/W)	Description
SIM1 Regulator Control	0	R/W	'0' Regulator is off, regulator output is pulled down '1' Regulator is powered on, regulator output pull-down is released
SIM1 Regulator Voltage Selection	1	R/W	'0' 1.8 V '1' 2.95 V
SIM1 Interface State [1:0]	3:2	R/W	Status of SIM1 interface '00' Powered down state with pull-downs activated '01' Isolated state with pull-downs deactivated '10' Not allowed '11' Active state with pull downs deactivated
SIM2 Regulator Control	4	R/W	'0' Regulator is off, regulator output is pulled down '1' Regulator is powered on, regulator output pull-down is released

⁽¹⁾ Reset value: 00h

⁽²⁾ The state '10', on bits 3:2 and 7:6, is not prevented by HW but shall never be set by SW. State '10' means that the interface is powered with the pull-downs active, this state correspond to state '00' with the regulator being switched on. Setting the state to '10' does not have any impact on the corresponding regulator bit setting. The regulator control bits do not impact the state bits in this register. The regulator control bits however do impact the status bits in the status register.



Table 5. SIM Interface Control Register (08h)⁽¹⁾⁽²⁾ (continued)

Status Register	Bit(s)	Type (R/W)	Description
SIM2 Regulator Voltage	5	R/W	'0' 1.8 V '1' 2.95 V
SIM2 Interface State [1:0]	7:6	R/W	Status of SIM2 interface '00' Powered down state with pull-downs activated '01' Isolated state with pull-downs deactivated '10' Not allowed '11' Active state with pull downs deactivated



BASIC DEVICE OPERATION

The TXS02324 is controlled through a standard I²C interface reference to VDDIO. It is connected between the two SIM card slots and the SIM/UICC interface of the baseband. The device uses VBAT and VDDIO as supply voltages. The supply voltage for each SIM card is generated by an on-chip low drop out regulator. The interface between the baseband and the TXS02324 is reference to VDDIO while the interface between the TXS02324 and the SIM card is referenced to the LDO output of either VSIM1 or VSIM2 depending on which slot is being selected. The VDDIO on the baseband side normally does not exceed 1.8V, thus voltage level shifting is needed to support a 3V SIM/UICC interface (Class B).

The TXS02324 has two basic states, the reset and operation state. The baseband utilizes information in the status registers to determine how to manipulate the control registers to properly switch between two SIM cards. These fundamental sequences are outlined below and are to help the user to successfully incorporate this device into the system.

DEVICE ADDRESS

The address of the device is shown below:



Address Reference

IRQ@ Reset	R/W	Slave Address
0	0 (W)	120 (decimal), 78(h)
0	1 (R)	121 (decimal), 79(h)
1	0 (W)	122 (decimal), 7A(h)
1	1 (R)	123 (decimal), 7B(h)

RESET STATE

In the reset state the device settings are brought back to their default values and any SIM card that has been active is deactivated. After reset, neither of the UICC/SIM interfaces is selected. The active pull-downs at the UICC/SIM interface are automatically activated. To ensure the system powers up in an operational state, device uses an internal 32 KHz clock for internal timing generation.

- Power up the TXS02324 by asserting VBAT to enter the operation state
- I²C Interface becomes active with the VDDIO supply

RESET summary:

- Any pending interrupts are cleared
- I²C registers are in the default state
- Both on chip regulators are set to 1.8V and disabled
- All SIM1 and SIM2 signals are pulled to GND

© 2011, Texas Instruments Incorporated



SETTING UP THE SIM INTERFACE

The TXS02324 supports both Class C (1.8V) or Class B (2.95V) SIM cards. In order to support these cards types, the interface on the SIM side needs to be properly setup. After power up, the system should default to SIM1 card. The following sequence outlines a rudimentary sequence of preparing the SIM1 card interface:

- Configure the SIM1 regulator to 1.8V by asserting B1 = 0 in the SIM Interface Control Register (08h). The system by default should start in 1.8V mode.
- The baseband SIM interface is set to a LOW state.
- Disable the SIM1 interface by asserting B2 = 0 and B3 = 0 in the SIM Interface Control Register.
- Disable the SIM2 interface by asserting B6 = 0 and B7 = 0 in the SIM Interface Control Register.
- VSIM1 voltage regulator should now be activated by asserting B0 = 1 in the SIM Interface Control Register.
- Enable the SIM1 interface by asserting B2 = 1 and B3 = 1 in the SIM Interface Control Register.
- The SIM1 interface (VSIM1, SIM1CLK, SIM1I/O) is now active. The TXS02324 relies on the baseband to perform the power up sequencing of the SIM card. If there is lack of communication between the baseband and the SIM card, the SIM1 interface must be powered-down and then powered up again through the regulator by configuring it to 2.95V by asserting B1 = 1 in the SIM Interface Control Register.

SWITCHING BETWEEN SIM CARDS

The following sequence outlines a rudimentary sequence of switching between the SIM1 card and SIM2 card:

- Put the SIM1 card interface into "clock stop" mode then assert B2 = 1 and B3 = 0 in the SIM Interface Control Register (08h). This will latch the state of the SIM1 interface (SIM1CLK, SIM1I/O, SIM1RST).
- There can be two scenarios when switching to SIM2 card:
 - SIM2 may be in the power off mode, B6 = 0 and B7 = 0 in the Status Register (04h). If SIM2 is in power off mode, the SIM/UICC interface will need to be set to the power off state. In this case the baseband will most likely need to go through a power up sequence iteration
 - SIM2 may already be in the "clock stop" mode, B6 = 1 and B7 = 0 in the Status Register (04h). If SIM2 is in "clock stop" mode, the interface between the baseband and the device is set to the clock stop mode levels that correspond to the SIM2 card interface.
- After determining whether the SIM2 card is either in power off mode or clock stop mode, the SIM2 card interface is then activated by asserting B6 = 1 and B7 = 1 in the SIM Interface Control Register (08h) and the negotiation between the baseband and card can continue.
- Switching from SIM2 to SIM1 done in the same manner.

Submit Documentation Feedback



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

Level Translator⁽¹⁾

			MIN	MAX	UNIT
VDDIO	Supply voltage range		-0.3	4.0	V
		V_I/O-port	-0.5	4.6	
VI	Input voltage range	VSIMx-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	
.,	Voltage range applied to any output in the high-impedance or	V_I/O-port	-0.5	4.6	
Vo	power-off state	VSIMx-port	-0.5	4.0 4.6 4.6 4.6	V
.,		V_I/O-port	-0.5	4.6	V
Vo	Voltage range applied to any output in the high or low state	VSIMx-port	-0.5	-0.3 4.0 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -0.5 4.6 -50 -50 ±50 ±100	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	•		±50	mA
	Continuous current through V _{CCA} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

LDO⁽¹⁾

			MIN	MAX	UNIT
V_{IN}	Input voltage range		-0.3	6	V
V _{OUT}	Output voltage range		-0.3	6	V
TJ	Junction temperature range		– 55	150	°C
T _{stg}	Storage temperature range		– 55	150	°C
	ECD notice	Human-Body Model (HBM)		2	kV
	ESD rating	Charged-Device Model (CDM)		1000	V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



THERMAL IMPEDANCE RATINGS

				UNIT
θ_{JA}	Package thermal impedance (1)	RUK package	94.1	°C/W

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS(1) **Level Translator**

		Description	MIN	MAX	UNIT
VDDIO	Supply voltage		1.7	3.3	٧
V _{IH}	High-level input voltage	Applies to pins: RSTX, SCL,	VDDIO × 0.7	1.9	V
V_{IL}	Low-level input voltage	SDA, IRQ, SIMRST, SIMCLK, SIMIO	0	VDDIO × 0.3	٧
Δt/Δν	Input transition rise or fall rate			5	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

10



ELECTRICAL CHARACTERISTICS Level Translator

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VDDIO	VSIM1	VSIM2	MIN	TYP ⁽	MAX	UNIT
	SIM1RST	I _{OH} = -100 μA				VSIM1 × 0.8			
	SIM1CLK	Push-Pull				VSIM1 × 0.8			
	SIM1IO	$I_{OH} = -10 \mu A$ Open-Drain		1.8 V / 2.95	1.8 V / 2.95	VSIM1 × 0.8			
V _{OH}	SIM2RST	I _{OH} = -100 μA	1.7 V to	V	V	VSIM2 × 0.8			V
	SIM2CLK	Push-Pull	3.3 V	(Supplied by LDO)	(Supplied by LDO)	VSIM2 × 0.8			
	SIM2IO	I _{OH} = -10 μA Open-Drain		- ,	-,	VSIM2 × 0.8			
	SIMIO	I _{OH} = -10 μA Open-Drain				VDDIO × 0.8			
V_OL	SIM1RST	I _{OL} = 1 mA Push-Pull						VSIM1 × 0.2	
	SIM1CLK	I _{OL} = 1 mA Push-Pull						VSIM1 × 0.2	
	SIM1IO	I _{OL} = 1 mA Open-Drain	1.7 V to 3.3 V	1.8 V / 2.95	1.8 V / 2.95			0.3	
	SIM2RST	I _{OL} = 1 mA Push-Pull			V (Supplied	V (Supplied by			VSIM2 × 0.2
	SIM2CLK	I _{OL} = 1 mA Push-Pull			by LDO)	LDO)			VSIM2 × 0.2
	SIM2IO	I _{OL} = 1 mA Open-Drain						0.3	
	SIMIO	I _{OL} = 1 mA Open-Drain						0.3	
l _l	Control inputs	V _I = OE	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±1	μA
I _{CC I/C})	$V_I = V_{CCI}$ $I_O = 0$	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±5	μA
SIM_I/O port							7		pF
-10	SIMx port						4		٦,
C _i	Control inputs	V _I = V_I/O or GND					3		pF
	Clock input								

⁽¹⁾ All typical values are at $T_A = 25$ °C.

Submit Documentation Feedback

11



ELECTRICAL CHARACTERISTICS LDO (Control Input Logic = High)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
VBAT	Input voltage			2.3		5.5	V
V	Output wells as	Class-B Mode		2.82	2.95	3.18	V
V _{OUT}	Output voltage	Class-C Mode		1.65	1.8	1.95	V
V_{DO}	Dropout voltage	I _{OUT} = 50 mA				100	mV
	Cround his ourrent	I _{OUT} = 0 mA				35	
I _{GND}	Ground-pin current	I _{OUT} = 50 mA			150	μΑ	
I _{SHDN}	Shutdown current (I _{GND})	$V_{ENx} \le 0.4 \text{ V, (VSIMx + V}_{DO})$ V, $T_{J} = 85^{\circ}\text{C}$	≤ VBAT ≤ 5.5			3	μΑ
I _{OUT(SC)}	Short-circuit current	$R_L = 0 \Omega$				400	mA
C _{OUT}	Output Capacitor				1		μF
		VBAT = 3.25 V,	f = 1 kHz	50			
PSRR	Power-supply rejection ratio	VSIMx = 1.8 V or 3 V, $C_{OUT} = 1 \mu F$, $I_{OUT} = 50 \text{ mA}$	f = 10 kHz	40			dB
T _{STR}	Start-up time	VSIMx = 1.8 V or 3 V, I_{OUT} = C_{OUT} = 1 μ F	10 mA,			50	μS
TJ	Operating junction temperature			– 40		85	°C

⁽¹⁾ All typical values are at $T_A = 25$ °C.

GENERAL ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Hyst	Internal hysteresis of comparator			±50		mV
R _{SIMPU}	SIM I/O pull-up			20		kΩ
D. CIMO I/O mullion		Class B		7.5		kΩ
R _{SIMxPU}	SIMx I/O pull-up	Class C	4.5			KL2
R _{SIMPD}	SIMx I/O pull-down	Active pull-downs are connected to the VSIM1/2 regulator output to the SIM1/2 CLK, SIM1/2 RST, SIM1/2 I/O when the respective regulator is disabled		2		kΩ

2 Submit Documentation Feedback



SWITCHING CHARACTERISTICS VSIMx = 1.8 V or 2.95 V Supplied by Internal LDO, VBAT = 2.3V to 5.5V

over recommended operating free-air temperature range (unless otherwise noted)

DADAA	ACTED	TEST	V_I/O = 1.7 V to 3.3 V	LINUT
PARAM	METER	CONDITIONS	TYP	UNIT
	SIMIO	Open Drain	210	ns
t _{rA} Baseband side to SIM side	SIMRST	Push Pull	4.3	ns
Daocbaria side to Gilvi side	SIMCLK	Push Pull	4	ns
	SIMxIO	Open Drain	16	ns
t _{rA} Baseband side to SIM side	SIMRST	Push Pull	4	ns
basebana side to onvi side	SIMxCLK	Push Pull	5	ns
$\begin{array}{c} t_{rB} \\ \text{SIM side to Baseband side} \end{array}$	SIMxIO	Open Drain	210	ns
t_{rB} SIM side to Baseband side	SIMxIO	Open Drain	6	ns
f _{max}	SIMxCLK	Push Pull	5	MHz
	SIMCLK to SIMxCLK	Push Pull	8	ns
	SIMRST to SIMxRST	Push Pull	8	ns
t _{PLH}	SIMIO to SIMxIO	Open Drain	260	ns
	SIMxIO to SIMIO	Open Drain	260	ns
	SIMCLK to SIMxCLK	Push Pull	7	ns
	SIMRST to SIMxRST	Push Pull	7	ns
t _{PHL}	SIMIO to SIMxIO	Open Drain	23	ns
	SIMxIO to SIMIO	Open Drain	23	ns



OPERATING CHARACTERISTICS

 T_A = 25°C, V_{SIMx} = 1.8 V for Class C, V_{SIMx} = 2.95 V for Class B

F	PARAMETER	TEST CONDITIONS	TYP	UNIT
(4)	Class B	$C_L = 0$,	11	
C _{pd} ⁽¹⁾	Class C	$f = 5 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	9.5	pF

⁽¹⁾ Power dissipation capacitance per transceiver

APPLICATION INFORMATION

The LDO's included on the TXS02324 achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ($V_{BAT} - V_{SIM1/2}$). The TXS02324 provides fixed regulation at 1.8V or 2.95V. Low noise, enable (through I²C control), low ground pin current make it ideal for portable applications. The device offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40° C to $+85^{\circ}$ C.




Figure 2. Typical Application circuit for TXS02324

Input and Output Capacitor Requirements

It is good analog design practice to connect a 1.0 µF low equivalent series resistance (ESR) capacitor across the input supply (VBAT) near the regulator. Also, a 0.1 uF is required for the logic core supply (VDDIO).

This capacitor will counteract reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. The LDO's are designed to be stable with standard ceramic capacitors of values 1.0 μ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be < 1.0 Ω .

Output Noise

In most LDO's, the bandgap is the dominant noise source. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Internal Current Limit

The TXS02324 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TXS02324 has a built-in body diode that conducts current when the voltage at $V_{SIM1/2}$ exceeds the voltage at V_{BAT} . This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

Dropout Voltage

The TXS02324 uses a PMOS pass transistor to achieve low dropout. When $(V_{BAT} - V_{SIM1/2})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} will approximately scale with output current because the PMOS device behaves like a resistor in dropout.

Startup

The TXS02324 uses a quick-start circuit which allows the combination of very low output noise and fast start-up times. Note that for fastest startup, V_{BATT} should be applied first, and then enabled by asserting the I²C register.



Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

Minimum Load

The TXS02324 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TXS02324 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

THERMAL INFORMATION

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +85°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +85°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TXS02324 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TXS02324 into thermal shutdown will degrade device reliability.




Figure 3. PSRR




Figure 4. Dropout Voltage vs Output Current

Submit Documentation Feedback

© 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)




Figure 5. Output Voltage vs Temperature, Class-B/C




Figure 7. Load Regulation, lout = 50 mA, Class-B




Figure 6. Load Regulation, lout = 50 mA, Class-C





Figure 8. Line Regulation, lout = 50 mA, Class-C









Figure 9. Line Regulation, lout = 50 mA, Class-B

Figure 10. Current Limit vs Input Voltage, Class-B/C





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXS02324RUKR	ACTIVE	WQFN	RUK	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZUY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS02324RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
TXS02324RUKR	WQFN	RUK	20	3000	356.0	356.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated