

# 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 16,384 x 16,384

#### FEATURES:

- 16K x 16K non-blocking switching at 16.384Mb/s
- 64 serial input and output streams
- Accepts data streams at 2.048Mb/s, 4.096Mb/s, 8.192Mb/s or 16.384Mb/s
- Per-channel Variable Delay Mode for low-latency applications
- Per-channel Constant Delay Mode for frame integrity applications
- Automatic identification of ST-BUS® and GCI bus interfaces
- Automatic frame offset delay measurement
- Per-stream frame delay offset programming
- Per-channel high-impedance output control
- Direct microprocessor access to all internal memories
- Memory block programming for quick setup
- IEEE-1149.1 (JTAG) Test Port
- 3.3V Power Supply
- Available in 208-pin (17mm x 17mm) Plastic Ball Grid Array (PBGA) and 208-pin (28mm x 28mm) Plastic Quad Flatpack (PQFP) packages
- Operating Temperature Range -40°C to +85°C


### **DESCRIPTION:**

The IDT72V71660 has a non-blocking switch capacity of 2,048 x 2,048 channels at 2.048Mb/s, 4,096 x 4,096 channels at 4.096Mb/s, and 8,192 x 8,192 channels at 8.192Mb/s and 16,384 x 16,384 channels at 16.384Mb/s. With 64 inputs and 64 outputs, programmable per stream control, and a variety of operating modes the IDT72V71660 is designed for the TDM time slot interchange function in either voice or data applications.

Some of the main features of the IDT72V71660 are LOW power 3.3 Volt operation, automatic ST-BUS®/GCI sensing, memory block programming, simple microprocessor interface, one cycle direct internal memory accesses, JTAG Test Access Port (TAP) and per stream programmable input offset delay, variable or constant throughput modes, output enable and processor mode.

The IDT72V71660 is capable of switching up to 16,384 x 16,384 channels without blocking. Designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data, the device maintains frame integrity in data applications and minimizes throughput delay for voice applications on a per-channel basis.

## FUNCTIONAL BLOCK DIAGRAM




JUNE 2004

# PIN CONFIGURATIONS

	<b>*</b>		A1 BAL	L PAD C	ORNER	l										
Α	CLK	ORESET	ODE	O RX1	O RX4	O TX0	O TX4	O TX7	O TX12	O TX15	O RX11	O RX15	O RX20	O TX16	O TX18	O TX19
В	O FP	O FE/HCLK	O RX0	O RX2	O RX5	O TX1	O TX5	O TX8	O TX11	O TX14	O RX10	O RX14	O RX19	O RX23	O TX17	O TX20
С	WFP	TMS	TDI	O RX3	O RX6	O TX2	O TX6	O TX9	O TX10	O TX13	O RX9	O RX13	O RX18	O RX22	O TX22	O TX21
D	S TDO	O TCK	O	O DS	O RX7	O TX3	Vcc	Vcc	Vcc	Vcc	O RX8	O RX12	O RX17	O RX21	O TX24	O TX23
E	O cs	O R/W	O A0	O A 1									O RX16	O TX27	O TX26	O TX25
F	O A2	O A3	O A4	O A5									O TX31	O TX30	O TX29	O TX28
G	O A6	O A7	O A8	Vcc			O GND	GND	GND	GND			Vcc	O RX26	O RX25	O RX24
Н	O A9	O A10	O A11	Vcc			O GND	GND	GND	O GND			Vcc	O RX29	O RX28	O RX27
J	O A14	O A13	O A12	Vcc			O GND	GND	O GND	O GND			Vcc	O RX30	O RX31	O RX32
K	O D15	O DTA	O A15	Vcc			GND	GND	GND	O GND			Vcc	O RX33	O RX34	O RX35
L	O D12	O D13	O D14	O NC <sup>(1)</sup>									O RX36	O RX37	O RX38	O RX39
M	O D8	O D9	O D10	O D11									TX32/ OEI0	TX33/ OEI1	TX34/ OEl2	TX35/ OEI3
N	O D5	O D6	O D7	O RX56	TX60/ OEI28	TX56/ OEI24	Vcc	Vcc	Vcc	O	O RX51	O RX47	TX36/ OEI4	TX37/ OEI5	TX38/ OEI6	TX39/ OEI7
Р	O D3	O D4	O RX60	O RX57	TX61/ OEI29	TX57/ OEI25	TX53/ OEI21	TX50/ OEI18	TX49/ OEI17	O RX54	O RX50	O RX46	OEI4 RX43	TX40/ OEI8	TX41/ OEI9	TX42/ OEI10
R	O D2	O RX63	O RX61	O RX58	TX62/ OEl30	TX58/ OEI26	TX54/ OEI22	TX51/ OEI19	TX48/ OEI16	O RX53	O RX49	O RX45	O RX42	RX40	TX46/ OEI14	TX43/ OEI11
т	ODI	O D0	RX62	O RX59	TX63/ OEI31	TX59/ OEl27	TX55/ OEI23	TX52/ OEI20	RX55	O RX52	O RX48	O RX44	O RX41	TX47/ OEI15	TX45/ OEI13	OEITI O TX44/ OEI12
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	<b>16</b> 5905 drw02

NOTE: 1. NC = No Connect

PBGA: 1mm pitch, 17mm x 17mm (BB208-1, order code: BB) TOP VIEW



NOTE: 1. NC = No Connect

> PQFP: 0.50mm pitch, 28mm x 28mm (DR208-1, order code: DR) TOP VIEW

# PIN DESCRIPTION

SYMBOL	NAME	I/O	DESCRIPTION
A0-15	Address 0 to 15	1	These address lines access all internal memories.
CLK	Clock	I	Serial clock for shifting data in/out on the serial data streams. Depending upon the value programmed, this input accepts a 4.096, 8.192 or 16.384 MHz clock. See the Control Register bits on Table 5 for the values.
<u>cs</u>	Chip Select	I	This active LOW input is used by a microprocessor to activate the microprocessor port of IDT72V71660.
D0-15	Data Bus 0-15	I/O	These pins are the data bits of the microprocessor port.
DS	Data Strobe	I	This active LOW input works in conjunction with $\overline{\text{CS}}$ to enable the read and write operations and enables the data bus lines (D0-D15).
DTA	Data Transfer Acknowledgment	0	Indicates that a data bus transfer is complete. When the bus cycle ends, this pin drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
FE/HCLK	Frame Evaluation/ HCLK Clock	_	When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK (4.096 MHZ clock) is required for frame alignment in the wide frame pulse mode (WFPS). (1)
FP	Frame Pulse	ı	When the WFPS pin is LOW, this input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS® and GCI specifications. When pin WFPS is HIGH, this pin accepts a negative frame pulse, which conforms to the WFPS format.
GND	Ground		Ground Rail.
ODE	Output Drive Enable	-	This is the output enable control for the TX serial outputs. When the ODE input is LOW and the Output Stand By bit of the Control Register is LOW, all TX outputs are in a high-impedance state. If this input is HIGH, the TX output drivers are enabled. However, each channel may still be put into a high-impedance state by using the per-channel control bit in the Connection Memory.
RESET	Device Reset	_	This input puts the IDT72V71660 into a reset state that clears the device internal counters, registers and brings TX0-63 and D0-D15 into a high-impedance state. The RESET pin must be held LOW for a minimum of 20ns to properly reset the device.
R/W	Read/Write	ı	This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.
RX0-63	Data Stream Input 0 to 63	ı	Serial data input stream. These streams may have a data rate of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s, or 16.384Mb/s, depending upon the value programmed in the Control Register.
TCK	Test Clock	ı	Provides the clock to the JTAG test logic.
TDI	Test Serial Data In	ı	JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up when not driven.
TDO	Test Serial Data Out	0	JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state when JTAG scan is not enabled.
TMS	Test Mode Select	ı	JTAG signal that controls the state transitions of the Test Access Port controller. This pin is pulled HIGH by an internal pull-up when not driven.
TRST	TestReset	I	Asynchronously initializes the JTAG Test Access Port controller by putting it in the Test-Logic-Reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW, to ensure that the IDT72V71660 is in the normal functional mode.
TX0-31	TX Output 0 to 31 (Three-state Outputs)	0	Serial data output stream. These streams may have a data rate of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s, or 16.384Mb/s, depending upon the value programmed in the Control Register.
TX32-63/ OEI0-31	TX Output 32 to 63/ Output Enable Indication 0 to 31 (Three-state Outputs)	0	When all 64 output streams are selected via Control Register, these pins are the output streams TX32 to TX63 and may operate at a data rate of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s, or 16.384Mb/s. When output enable function is selected, these pins reflect the active or high-impedance status for the corresponding output stream OEI0-31.
Vcc	Vcc		+3.3 Volt Power Supply.
WFPS	Wide Frame Pulse Select	I	When 1, enables the wide frame pulse (WFPS) Frame Alignment interface. When 0, the device operates in ST-BUS®/GCI mode. (2)

#### NOTES:

- 1. For compatibility with the IDT72V73273/63 device, this pin should be logic High.
- 2. For compatibility with the IDT72V73273/63 device, this pin should be logic Low.

## DESCRIPTION (CONTINUED)

The 64 serial input streams (RX) of the IDT72V71660 can run up to 16.384Mb/s allowing 256 channels per  $125\mu s$  frame. The data rates on the output streams (TX) are identical to those on the input streams (RX).

With two main operating modes, Processor Mode and Connection Mode, the IDT72V71660 can easily switch data from incoming serial streams (Data Memory) or from the controlling microprocessor via Connection Memory. As control and status information is critical in data transmission, the Processor Mode is especially useful when there are multiple devices sharing the input and output streams.

With data coming from multiple sources and through different paths, data entering the device is often delayed. To handle this problem, the IDT72V71660 has a Frame Evaluation feature to allow individual streams to be offset from the frame pulse in half clock-cycle intervals up to +7.5 clock cycles.

The IDT72V71660 also provides a JTAG Test Access Port, memory block programming, a simple microprocessor interface and automatic ST-BUS®/GCI sensing to shorten setup time, aid in debugging and ease use of the device without sacrificing capabilities.

## FUNCTIONAL DESCRIPTION

## DATA AND CONNECTION MEMORY

All data that comes in through the RX inputs go through a serial-to-parallel conversion before being stored into internal Data Memory. The 8 KHz frame pulse (FP) is used to mark the  $125\mu s$  frame boundaries and to sequentially address the input channels in Data Memory.

Data output on the TX streams may come from either the serial input streams (Data Memory) or from the microprocessor (Connection Memory). In the case that RX input data is to be output, the addresses in Connection Memory are used to specify a stream and channel of the input. The Connection Memory is setup in such a way that each location corresponds to an output channel for each particular stream. In that way, more than one channel can output the same data. In Processor Mode, the microprocessor writes data to the Connection Memory locations corresponding to the stream and channel that is to be output. The lower half (8 least significant bits) of the Connection Memory is output every frame until the microprocessor changes the data or mode of the channel. By using this Processor Mode capability, the microprocessor can access input and output time-slots on a per-channel basis.

The two most significant bits of the Connection Memory are used to control the per-channel mode of the out put streams. Specifically, the MOD1-0 bits are used to select Processor Mode, Constant or Variable delay Mode, and the high-impedance state of output drivers. If the MOD1-0 bits are set to 1-1 accordingly, only that particular output channel (8 bits) will be in the high-impedance state. If however, the ODE input pin is LOW and the Output Standby Bit in the Control Register is LOW, all of the outputs will be in a high-impedance state even if a particular channel in Connection Memory has enabled the output for that channel. In other words, the ODE pin and Output Stand By control bit are master output enables for the device (See Table 3).

#### SERIAL DATA INTERFACE TIMING

When a 16.384Mb/s serial data rate is required, the master clock frequency will be running at 16.384 MHz resulting in a single-bit per clock. For all other cases, 2.048Mb/s, 4.096Mb/s, and 8.192Mb/s, the master clock frequency will be twice the data rate on the serial streams, resulting in two clocks per bit. Use Table 5 to determine clock speed and the DR1-0 bits in the Control Register to

setup the device. The IDT72V71660 provides two different interface timing modes, ST-BUS® or GCI. The IDT72V71660 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS® or GCI.

In ST-BUS®, when running at 16.384 MHz, data is clocked out on the falling edge and is clocked in on the subsequent rising-edge. At all other data rates, there are two clock cycles per bit and every second falling edge of the master clock marks a bit boundary and the data is clocked in on the rising edge of CLK, three quarters of the way into the bit cell. See Figure 14 for timing.

In GCI format, when running at 16.384 MHz, data is clocked out on the rising edge and is clocked in on the subsequent falling edge. At all other data rates, there are two clock cycles per bit and every second rising edge of the master clock marks the bit boundary and data is clocked in on the falling edge of CLK at three quarters of the way into the bit cell. See Figure 15 for timing.

#### INPUT FRAME OFFSET SELECTION

Input frame offset selection allows the channel alignment of individual input streams to be offset with respect to the output stream channel alignment. Although all input data comes in at the same speed, delays can be caused by variable path serial backplanes and variable path lengths which may be implemented in large centralized and distributed switching systems. Because data is often delayed, this feature is useful in compensating for the skew between input streams.

Each input stream can have its own delay offset value by programming the frame input offset registers (FOR, Table 8). The maximum allowable skew is +7.5 master clock (CLK) periods forward with a resolution of  $\frac{1}{2}$  clock period, see Table 9. The output frame cannot be adjusted.

#### SERIAL INPUT FRAME ALIGNMENT EVALUATION

The IDT72V71660 provides the Frame Evaluation input to determine different data input delays with respect to the frame pulse FP. A measurement cycle is started by setting the Start Frame Evaluation bit of the Control Register LOW for at least one frame. When the Start Frame Evaluation bit in the Control Register is changed from LOW to HIGH, the evaluation starts. Two frames later, the Complete Frame Evaluation bit of the Frame Alignment Register changes from LOW to HIGH to signal that a valid offset measurement is ready to be read from bits 0 to 11 of the Frame Alignment Register. The Start Frame Evaluation bit must be set to zero before a new measurement cycle is started.

In ST-BUS® mode, the falling edge of the frame measurement signal (Frame Evaluation) is evaluated against the falling edge of the ST-BUS® frame pulse. In GCI mode, the rising edge of Frame Evaluation is evaluated against the rising edge of the GCI frame pulse. See Table 7 and Figure 1 for the description of the Frame Alignment Register.

#### MEMORY BLOCK PROGRAMMING

The IDT72V71660 provides users with the capability of initializing the entire Connection Memory block in two frames. To set bits 14 and 15 of every Connection Memory location, first program the desired pattern in the Block Programming Data Bits (BPD 1-0), located in bits 7 and 8 of the Control Register.

The block programming mode is enabled by setting the Memory Block Program bit of the Control Register HIGH. When the Block Programming Enable bit of the Control Register is set to HIGH, the Block Programming Data will be loaded into the bits 14 and 15 of every Connection Memory location. The other Connection Memory bits (bit 0 to bit 13) are loaded with zeros. When the memory block programming is complete, the device resets the Block Programming Enable , BPD 1-0 and MBP bits to zero.

## DELAY THROUGH THE IDT72V71660

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time-slot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, variable throughput delay is best as it ensure minimum delay between input and output data. In wideband data applications, constant throughput delay is best as the frame integrity of the information is maintained through the switch.

The delay through the device varies according to the type of throughput delay selected in the Switching Mode Selection bits of the Connection Memory.

#### VARIABLE DELAY MODE (MOD1-0 = 0-0)

In this mode, the delay is dependent only on the combination of source and destination channels and is independent of input and output streams. The minimum delay achievable in the IDT72V71660 is three time-slots. If the input channel data is switched to the same output channel (channel n, frame p), it will be output in the following frame (channel n, frame p+1). The same is true if the input channel n is switched to output channel n+1 or n+2. If the input channel n is switched to output channel n+3, n+4,..., the new output data will appear in the same frame. Table 2 shows the possible delays for the IDT72V71660 in Variable Delay mode.

#### CONSTANT DELAY MODE (MOD1-0 = 0-1)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. Input channel data is written into the data memory buffers during frame n will be read out during frame n+2. In the IDT72V71660, the minimum throughput delay achievable in Constant Delay mode will be one frame plus one channel. See Table 1.

## MICROPROCESSOR INTERFACE

The IDT72V71660's microprocessor interface looks like a standard RAM interface to improve integration into a system. With a 16-bit address bus and a 16-bit data bus, reads and writes are mapped directly into Data and Connection Memories and require only one clock cycle to access. By allowing the internal memories to be randomly accessed in one cycle, the controlling microprocessor has more time to manage other peripheral devices and can more easily and quickly gather information and setup the switch paths. Table 4 shows the mapping of the addresses into internal memory blocks.

### **MEMORY MAPPING**

The address bus on the microprocessor interface selects the internal registers and memories of the IDT72V71660.

The two most significant bits of the address select between the registers, Data Memory, and Connection Memory. If A15 and A14 are HIGH, A13-A0 are used to address the Data Memory. If A15 is HIGH and A14 is LOW, A13-A0 are used to address Connection Memory. If A15 is LOW and A14 is HIGH A13-A0 are used to select the Control Register, Frame Alignment Register, and Frame Offset Registers. See Table 4 for mappings.

As explained in the Serial Data Interface Timing and Switching Configurations sections, after system power-up, the Control Register should be programmed immediately to establish the desired switching configuration.

The data in the Control Register consists of the Memory Block Programming bit, the Block Programming Data bits, the Begin Block Programming Enable, the Output Stand By, Start Frame Evaluation, Output Enable Indication and Data Rate Select bits. As explained in the Memory Block Programming section, the Block Programming Enable begins the programming if the MBP bit is enabled. This allows the entire Connection Memory block to be programmed with the Block Programming Data bits. If the ODE pin is LOW, the Output Stand By bit enables (if HIGH) or disables (if LOW) all TX output drivers. If the ODE pin is HIGH, the Output Stand By bit is ignored and all TX output drivers are enabled.

#### SOFTWARE RESET

The Software Reset serves the same function as the hardware reset. As with the hard reset, the Software Reset must also be set HIGH for 20ns before bringing the Software Reset LOW again for normal operation. Once the Software Reset is LOW, internal registers and other memories may be read or written. During Software Reset, the microprocessor port is still able to read from all internal memories. The only write operation allowed during a Software Reset is to the Software Reset bit in the Control Register to complete the Software Reset.

#### CONNECTION MEMORY CONTROL

If the ODE pin and the Output Stand By bit are LOW, all output channels will be in three-state. See Table 3 for detail.

If MOD1-0 of the Connection Memory is 1-0 accordingly, the output channel will be in Processor Mode. In this case the lower eight bits of the Connection Memory are output each frame until the MOD1-0 bits are changed. If MOD1-0 of the Connection Memory are 0-1 accordingly, the channel will be in Constant Delay Mode and bits 13-0 are used to address a location in Data Memory. If MOD1-0 of the Connection Memory are 0-0, the channel will be in Variable Delay Mode and bits 13-0 are used to address a location in Data Memory. If MOD 1-0 of the Connection Memory are 1-1, the channel will be in high Impedance mode and that channel will be in three-state.

#### **OUTPUT ENABLE INDICATION**

The IDT72V71660 has the capability to indicate the state of the outputs (active or three-state) by enabling the Output Enable Indication in the Control Register. In the Output Enable Indication mode however, only half of the output streams are available. If this same capability is desired with all 64 streams, this can be accomplished by using two IDT72V71660 devices. In one device, the All Output Enable bit is set to a one while in the other the All Output Enable is set to zero. In this way, one device acts as the switch and the other as a three-state control device, see Figure 5. It is important to note if the TSI device is programmed for All Output Enables and the Output Enable Indication is also set, the device will be in the All Output Enables mode not Output Enable Indication. To use all 64 streams, set Output Enable Indication in the Control Register to zero.

### INITIALIZATION OF THE IDT72V71660

After power up, the state of the Connection Memory is unknown. As such, the outputs should be put in high-impedance by holding the ODE pin LOW. While the ODE is LOW, the microprocessor can initialize the device by using the Block Programming feature and program the active paths via the microprocessor bus. Once the device is configured, the ODE pin (or Output Stand By bit depending on initialization) can be switched to enable the TSI switch.

# TABLE 1 — CONSTANT THROUGHPUT DELAY VALUE

Input Rate	Delay for Constant Throughput Delay Mode (m – output channel number) (n – input channel number)
2.048Mb/s	32 + (32 - n) +m time-slots
4.096Mb/s	64 + (64 - n) +m time-slots
8.192Mb/s	128 + (128 - n) +m time-slots
16.384Mb/s	256 + (256 - n) +m time-slots

# TABLE 2 — VARIABLE THROUGHPUT DELAY VALUE

Input Rate	Delay for Variable Thr (m – output channel number	• ,
	m <b>≤</b> n+2	m > n+2
2.048Mb/s	32-(n-m) time-slots	(m-n) time-slots
4.096Mb/s	64-(n-m) time-slots	(m-n) time-slots
8.192Mb/s	128 – (n-m) time-slots	(m-n) time-slots
16.384Mb/s	256-(n-m) time-slots	(m-n) time-slots

# TABLE 3 — OUTPUT HIGH-IMPEDANCE CONTROL

Bits MOD1-0 Values in Connection Memory	ODE pin	OSB bit in Control Register	Output Status
1 and 1	Don't Care	Don't Care	Per-channel high-Impedance
Any, other than 1 and 1	0	0	high-Impedance
Any, other than 1 and 1	0	1	Enable
Any, other than 1 and 1	1	0	Enable
Any, other than 1 and 1	1	1	Enable

# TABLE 4 — INTERNAL REGISTER AND ADDRESS MEMORY MAPPING

A15	A14	A13	A12	A11	A10	A9	A8	<b>A</b> 7	A6	<b>A</b> 5	A4	A3	A2	A1	A0	R/W	Location
1	1	STA5	STA4	STA3	STA2	STA1	STA0	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0	R	Data Memory
1	0	STA5	STA4	STA3	STA2	STA1	STA0	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0	R/W	Connection Memory
0	1	0	0	0	0	0	х	х	х	х	х	х	х	х	Х	R/W	Control Register
0	1	0	0	0	0	1	х	х	Х	х	х	Х	х	х	Х	R	Frame Align Register
0	1	1	0	0	0	0	х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 0
0	1	1	0	0	0	1	х	Х	х	х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 1
0	1	1	0	0	1	0	Х	Х	Х	х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 2
0	1	1	0	0	1	1	х	Х	Х	х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 3
0	1	1	0	1	0	0	х	Х	Х	х	Х	Х	х	Х	х	R/W	Frame Offset Register 4
0	1	1	0	1	0	1	х	Х	Х	Х	Х	Х	Х	Х	х	R/W	Frame Offset Register 5
0	1	1	0	1	1	0	х	Х	Х	х	Х	Х	х	Х	х	R/W	Frame Offset Register 6
0	1	1	0	1	1	1	х	Х	Х	х	Х	Х	х	Х	х	R/W	Frame Offset Register 7
0	1	1	1	0	0	0	х	Х	Х	Х	Х	Х	х	Х	х	R/W	Frame Offset Register 8
0	1	1	1	0	0	1	Х	Х	Х	Х	Х	Х	х	Х	х	R/W	Frame Offset Register 9
0	1	1	1	0	1	0	Х	Х	Х	Х	Х	Х	х	Х	х	R/W	Frame Offset Register 10
0	1	1	1	0	1	1	Х	Х	Х	Х	Х	Х	х	Х	х	R/W	Frame Offset Register 11
0	1	1	1	1	0	0	Х	Х	Х	Х	Х	Х	х	Х	х	R/W	Frame Offset Register 12
0	1	1	1	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 13
0	1	1	1	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 14
0	1	1	1	1	1	1	х	х	х	х	х	х	х	х	х	R/W	Frame Offset Register 15

NOTE: Unused STA and CH bits should be set to zero.

# $TABLE\,5-CONTROL\,REGISTER\,(CR)\,BITS$

Reset	Value:		0000н.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SRS	OEI	OEPOL	AOE	0	0	MBP	BPD1	BPD0	BPE	OSB	SFE	0	0	DR1	DR0	
BIT	NAME			DESC	CRIPTIO	N										
15	SRS (Softw	rare Reset)	ı	A one	will rese	t the devic	e and hav	e the sar	me effect a	s the RES	SET pin. N	Must be ze	ero for nor	mal opera	ation.	
14	OEI (Outpu	ut Enable Ir	ndication)	1					EI0-31 and nd these pir			•			correspond	ding output data
13	OEPC (Outpu	)L ut Enable F	olarity)	pin de	,	h-impedar			'			'		•		nable Indication a zero denotes
12	AOE (All Ou	AOE  (All Output Enables)  When 1, TX0-63 will behave as OEI0-63 accordingly. These outputs will reflect the active or high-impedance state of the corresponding output data streams (TX0-63) in another IDT72V71660 if programmed identically. When 0, the TSI operates in the normal switch mode.														
11-10	Unuse	ed		Must	oe zero fo	r normal o	peration.									
9	MBP (Memo	ory Block	Program)	When 1, the Connection Memory block programming feature is ready for the programming of Connection Memory HIGH bit 14 and bit 15. When 0, this feature is disabled.										ory HIGH bits,		
8-7	BPD1- (Block Data)	-0 :Programr	ning	is acti	vated. Af intents of	ter the Me	mory Bloc ock Progr	k Progra	m bit in the	Control F	legister is	setto 1 aı	nd the Blo	ck Progra	amming En	ming feature nable is set to 1 13 to bit 0 of the
6	1 , ,	n Block amming Er	able)	bit is s	et HIGH, ock Prog	the device	e requires Enable, M	two fram emory Bl	es to comp	lete the bl	ock prog	ramming.	Afterthep	orogramm	•	Enable on has finished to by the device
5	OSB (Outpu	ut Stand B	y)	1				•	e output dr utput seria					in high-ir	npedance	mode. When
4	SFE (Start I											_				
3-2	Unuse	ed		Must	oe zero fo	r normal o	peration.									
1-0	DR1-0 (Data Rate Select)				DR1 0			DR(	0		Data Rate         Master Clock           2.048Mb/s         4.096 MHz					(
					0 1			1 0 1			4.096l 8.192l	Mb/s		16	192 MHz 5.384 MHz	
				1	- 1			1			16.384	IVID/S		16	384 MHz	

# TABLE 6 — CONNECTION MEMORY BITS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOI	D1 MOD0	SAB5	SAB4	SAB3	SAB2	SAB1	SAB0	CAB7	CAB6	CAB5	CAB4	САВЗ	CAB2	CAB1	CAB0
Bit	Name			Descri	otion										
15, 14	MOD1-0 (Switching M	lode Sele	ection)	MOD1 0 0 1 1	0 1 0 1	-	MO Variable D Constant [ Processor Output high	elay mod Delay mod mode	de						
13-8	SAB5-0 (Source Stre	am Addr	ess Bits)	The bin	The binary value is the number of the data stream for the source of the connection.										
7-0	CAB7-0 (Source Cha	nnel Add	lress Bits)	The binary value is the number of the channel for the source of the connection.  Bits)											

#### NOTE:

Unused Source Stream Address Bits and Source Channel Address Bits bits should be set to zero.

# TABLE 7 — FRAME ALIGNMENT REGISTER (FAR) BITS

	<i>LL</i> / / / / / /	WE TELATONETT TELATONETT (TATA) BITO											
Re	eset Value:	0000н.											
15	14 13	12 11 10 9 8 7 6 5 4 3 2 1 0											
0	0	CFE FD11 FD10 FD9 FD8 FD7 FD6 FD5 FD4 FD3 FD2 FD1 FD0											
Bit	t Name Description												
15-13	Unused	Must be zero for normal operation											
12	CFE (Complete Frame Evaluation)	When Complete Frame Evaluation = 1, the Frame Evaluation is completed and bits FD11 to FD0 bits contains a valid frame alignment offset. This bit is reset to zero, when Start Frame Evaluation bit in the Control Register is changed from 1 to 0.											
11													
10-0	FD10-0 (Frame Delay Bits)	The binary value expressed in these bits refers to the measured input offset value. These bits are reset to zero when the Start Frame Evaluation bit of the Control Register changes from 1 to 0. (FD10 $-$ MSB, FD0 $-$ LSB)											




Figure 1. Example for Frame Alignment Measurement

# TABLE 8 — FRAME INPUT OFFSET REGISTER (FOR) BITS

Reset Value:00	)00⊬forall	IFOR reg	isters.													
Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FOR0 Register	OF32	OF31	OF30	DLE3	OF22	OF21	OF20	DLE2	OF12	OF11	OF10	DLE1	OF02	OF01	OF00	DLE0
FOR1 Register	OF72	OF71	OF70	DLE7	OF62	OF61	OF60	DLE6	OF52	OF51	OF50	DLE5	OF42	OF41	OF40	DLE4
FOR2 Register	OF112	OF111	OF110	DLE11	OF102	OF101	OF100	DLE10	OF92	OF91	OF90	DLE9	OF82	OF81	OF80	DLE8
FOR3 Register	OF152	OF151	OF150	DLE15	OF142	OF141	OF140	DLE14	OF132	OF131	OF130	DLE13	OF122	OF121	OF120	DLE12
FOR4 Register	OF192	OF191	OF190	DLE19	OF182	OF181	OF180	DLE18	OF172	OF171	OF170	DLE17	OD162	OD161	OF160	DLE16
FOR5 Register	OF232	OF231	OF230	DLE23	OF222	OF221	OF220	DLE22	OF212	OF211	OF210	DLE21	OF202	OF201	OF200	DLE20
FOR6 Register	OF272	OF271	OF270	DLE27	OF262	OF261	OF260	DLE26	OF252	OF251	OF250	DLE25	OF242	OF241	OF240	DLE24
FOR7 Register	OF312	OF311	OF310	DLE31	OF302	OF301	OF300	DLE30	OF292	OF291	OF290	DLE29	OF282	OF281	OF280	DLE28
FOR8 Register	OF352	OF351	OF350	DLE35	OF342	OF341	OF340	DLE34	OF332	OF331	OF330	DLE33	OF322	OF321	OF320	DLE32
FOR9 Register	OF392	OF391	OF390	DLE39	OF382	OF381	OF380	DLE38	OF372	OF371	OF370	DLE37	OF362	OF361	OF360	DLE36
FOR10 Register	OF432	OF431	OF430	DLE43	OF422	OF421	OF420	DLE42	OF412	OF411	OF410	DLE41	OF402	OF401	OF400	DLE40
FOR11 Register	OF472	OF471	OF470	DLE47	OF462	OF461	OF460	DLE46	OF452	OF451	OF450	DLE45	OF442	OF441	OF440	DLE44
FOR12 Register	OF512	OF511	OF510	DLE51	OF502	OF501	OF500	DLE50	OF492	OF491	OF490	DLE49	OF482	OF481	OF480	DLE48
FOR13 Register	OF552	OF551	OF550	DLE55	OF542	OF541	OF540	DLE54	OF532	OF531	OF530	DLE53	OF522	OF521	OF520	DLE52
FOR14 Register	OF592	OF591	OF590	DLE59	OF582	OF581	OF580	DLE58	OF572	OF571	OF570	DLE57	OF562	OF561	OF560	DLE56
FOR15 Register	OF632	OF631	OF630	DLE63	OF622	OF621	OF620	DLE62	OF612	OF611	OF610	DLE61	OF602	OF601	OF600	DLE60

Name <sup>(1)</sup>	Description
OFn2, OFn1, OFn0 (Offset Bits 2, 1 & 0)	These three bits define how long the serial interface receiver takes to recognize and store bit 0 from the RX input pin: i.e., to start a new frame. The input frame offset can be selected to +7.5 clock periods from the point where the external frame pulse input signal is applied to the FP input of the device. See Figure 2.
DLEn	ST-BUS® and DLEn = 0, offset is on the clock boundary  GCI mode: DLEn = 1, offset is a half clock cycle off of the clock boundary.

#### NOTE:

1. n denotes an input stream number from 0 to 63.

# TABLE 9 — OFFSET BITS (OFn2, OFn1, OFn0, DLEn) & FRAME DELAY BITS (FD11, FD2-0)

Input Stream			nt Result from Delay Bits		Corresponding Offset Bits					
Offset	FD11	FD2	FD1	FD0	OFn2	OFn1	OFn0	DLEn		
No clock period shift (Default)	1	0	0	0	0	0	0	0		
+ 0.5 clock period shift	0	0	0	0	0	0	0	1		
+ 1.0 clock period shift	1	0	0	1	0	0	1	0		
+ 1.5 clock period shift	0	0	0	1	0	0	1	1		
+ 2.0 clock period shift	1	0	1	0	0	1	0	0		
+ 2.5 clock period shift	0	0	1	0	0	1	0	1		
+ 3.0 clock period shift	1	0	1	1	0	1	1	0		
+ 3.5 clock period shift	0	0	1	1	0	1	1	1		
+ 4.0 clock period shift	1	1	0	0	1	0	0	0		
+ 4.5 clock period shift	0	1	0	0	1	0	0	1		
+5.0 clock period shift	1	1	0	1	1	0	1	0		
+5.5 clock period shift	0	1	0	1	1	0	1	1		
+6.0 clock period shift	1	1	1	0	1	1	0	0		
+6.5 clock period shift	0	1	1	0	1	1	0	1		
+7.0 clock period shift	1	1	1	1	1	1	1	0		
+7.5 clock period shift	0	1	1	1	1	1	1	1		




Figure 2. Examples for Input Offset Delay Timing in 16.384Mb/s mode




Figure 2. Examples for Input Offset Delay Timing in 8.192Mb/s, 4.096Mb/s and 2.048Mb/s mode (Continued)

## JTAG SUPPORT

The IDT72V71660 JTAG interface conforms to the Boundary-Scan standard IEEE-1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

#### TEST ACCESS PORT (TAP)

The Test Access Port (TAP) provides access to the test functions of the IDT72V71660. It consists of three input pins and one output pin.

Test Clock Input (TCK)

TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

•Test Mode Select Input (TMS)

The logic signals received at the TMS input are interpreted by the Test Access Port Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to VCC when it is not driven from an external source.

Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to VCC when it is not driven from an external source.

Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out through the TDO pin on the falling edge of each TCK pulse. When no data is shifted through the boundary scan cells, the TDO driver is set to a high-impedance state.

#### •Test Reset (TRST)

Reset the JTAG scan structure. This pin is internally pulled to VCC when it is not driven from an external source.

#### INSTRUCTION REGISTER

In accordance with the IEEE-1149.1 standard, the IDT72V71660 uses public instructions. The IDT72V71660 JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the Test Access Port Controller is in its shift-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning. See Table 12 below for Instruction decoding.

#### TEST DATA REGISTER

As specified in IEEE-1149.1, the IDT72V71660 JTAG Interface contains two test data registers:

•The Boundary-Scan register

The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the IDT72V71660 core logic.

The Bypass Register

The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO. The IDT72V71660 boundary scan register bits are shown in Table 14. Bit 0 is the first bit clocked out. All three-state enable bits are active HIGH.

#### ID CODE REGISTER

As specified in IEEE-1149.1, this instruction loads the IDR with the Revision Number, Device ID, and ID Register Indicator Bit. See Table 10.

## TABLE 10—IDENTIFICATION REGISTER DEFINITIONS

INSTRUCTION FIELD	VALUE	DESCRIPTION
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x434	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

## TABLE 11 — SCAN REGISTER SIZES

REGISTER NAME	BIT SIZE
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note(1)

#### NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

## TABLE 12 — SYSTEM INTERFACE PARAMETERS

TABLETE	01011	- MINTERNATION OF TAXABLE PROPERTY.
INSTRUCTION	CODE	DESCRIPTION
EXTEST	0000	$Forces  contents  of  the  boundary  scan  cells  onto  the  device  outputs^{(1)}.  Places  the  boundary  scan  register  (BSR)  between  TDI  and  TDO.$
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGH-Z	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Places the bypass register (BYR) between \TDI and TDO. Forces contents of the boundary scan cells onto the device outputs.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use other codes than those identified above.

#### NOTES:


- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS and  $\overline{TRST}$ .

# TABLE 13 — JTAG AC ELECTRICAL CHARACTERISTICS (1,2,3,4)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
tucyc	JTAG Clock Input Period	100		ns
t/JCH	JTAG Clock HIGH	40	_	ns
tJCL	JTAG Clock LOW	40		ns
tur	JTAG Clock Rise Time	_	3 <sup>(1)</sup>	ns
tJF	JTAG Clock Fall Time	_	3 <sup>(1)</sup>	ns
tJRST	JTAG Reset	50		ns
tJRSR	JTAG Reset Recovery	50		ns
tuco	JTAG Data Output	_	25	ns
tudo	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15		ns
tлн	JTAG Hold	15		ns

### NOTES:

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.



#### NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and  $\overline{TRST}$ .
- 2. Device outputs = All device outputs except TDO.

Figure 3. JTAG TIming Specifications

# TABLE 14 — BOUNDARY SCAN REGISTER BITS

TABLETT	<i>DOUNT</i>		···		
	Boundary Scan Bit 0 to bit 265				
Device Pin	Input	Output	Three-State		
	Scan Cell	Scan Cell	Control		
ODE	0				
RESET	1				
CLK	2				
FP	3				
FE/HCLK	4				
WFPS	5				
DS	6				
CS	7				
R/W	8				
A0	9				
A1	10				
A2	11				
A3	12				
A4	13				
A5	14				
A6	15				
A7	16				
A8	17				
A9	18				
A10	19				
A11	20				
A12	21				
A13	22				
A14	23 24				
A15 DTA	24	25			
D15	26	27	28		
D13	29	30	31		
D13	32	33	34		
D12	35	36	37		
D11	38	39	40		
D10	41	42	43		
D9	44	45	46		
D8	47	48	49		
D7	50	51	52		
D6	53	54	55		
D5	56	57	58		
D4	59	60	61		
D3	62	63	64		
D2	65	66	67		
D1	68	69	70		
D0	71	72	73		
RX63	74				
RX62	75				
RX61	76				
RX60	77				
RX59	78				
RX58	79				
RX57	80				
RX56	81				

	Boundary Scan Bit 0 to bit 265			
Device Pin	Input			
Boviocini	Scan Cell	Scan Cell	Control	
TVC0/OFI04		00	00	
TX63/OEI31		82	83	
TX62/OEI30		84	85	
TX61/OEI29		86	87	
TX60/OEI28		88	89	
TX59/OEI27		90	91	
TX58/OEI26		92	93	
TX57/OEI25		94	95	
TX56/OEI24		96	97	
TX55/OEi23		98	99	
TX54/OEi22		100	101	
TX53/OEI21		102	103	
TX52/OEI20		104	105	
TX51/OEI19		106	107	
TX50/OEI18		108	109	
TX49/OE17		110	111	
TX48/OEI16	42.4	112	113	
RX55	114			
RX54	115			
RX53	116			
RX52	117			
RX51	118			
RX50	119			
RX49	120			
RX48	121			
RX47	122			
RX46	123			
RX45	124			
RX44	125			
RX43	126			
RX42	127			
RX41	128			
RX40	129	100	10.	
TX47/OEI15		130	131	
TX46/OEI14		132	133	
TX45/OEI13		134	135	
TX44/OEI12		136	137	
TX43/OEI11		138	139	
TX42/OEI10		140	141	
TX41/OEI9		142	143	
TX40/OEI8		144	145	
TX39/OEI7		146	147	
TX38/OEI6		148	149	
TX37/OEI5		150	151	
TX36/OEI4		152	153	
TX35/OEI3		154	155	
TX34/OEI2		156	157	
TX33/OEI1		158	159	
TX32/OEI0		160	161	

# TABLE 14 — BOUNDARY SCAN REGISTER BITS (CONTINUED)

i i	
Boundary Scan Bit 0 to bit 265	
Device Pin Input Output Three-S	State
Scan Cell Scan Cell Cont	ʻol
RX39 162	
RX38 163	
RX37 164	
RX36 165	
RX35 166	
RX34 167	
RX33 168	
RX32 169	
RX31 170	
RX30 171	
RX29 172	
RX28 173	
RX27 174	
RX26 175	
RX25 176	
RX24 177	
TX31 178 179	<del></del>
TX30 180 181	
TX29 182 183	
TX28 184 185	
TX27 186 187	
TX26 188 189	
TX25 190 191	
TX24 192 193	
TX23 194 195	
TX22 196 197	
TX21 198 199	
TX20 200 201	
TX19 202 203	
TX18 204 205	
TX17 206 207	
TX16 208 209	
RX23 210	
RX22 211	
RX21 212	
RX20 213	
RX19 214	
RX18 215	
RX17 216	
RX16 217	
RX15 218	
RX14 219	
RX13 220	
RX12 221	
RX11 222	
RX10 223	
RX9 224	
RX8 225	

		_ /	
	Bounda	ary Scan Bit 0 to	bit 265
Device Pin	Input	Output	Three-State
	Scan Cell	Scan Cell	Control
TX15		226	227
TX14		228	229
TX13		230	231
TX12		232	233
TX11		234	235
TX10		236	237
TX9		238	239
TX8		240	241
TX7		242	243
TX6		244	245
TX5		246	247
TX4		248	249
TX3		250	251
TX2		252	253
TX1		254	255
TX0		256	257
RX7	258		
RX6	259		
RX5	260		
RX4	261		
RX3	262		
RX2	263		
RX1	264		
RX0	265		

## **APPLICATIONS**

#### CREATING LARGE SWITCH MATRICES

To create a switch matrix with twice the capacity of a given TSI device, four devices must be used. In the example below, four IDT72V71660, 16K x 16K channel capacity devices are used to create a 32K x 32K channel switch matrix.

As can be seen, Device #1 and Device #2 will receive the same incoming RX0-63 data and thus have the same contents in Data Memory. On the output side, however Device #1 is used to switch data out on to TX0-63 where as

Device #2 is used to switch out on TX 64-127. Likewise Device #3 and Device #4 are used in the same way as Device #1 and Device #2 but switch RX 64-127 to TX0-63 and TX 64-127, respectively. With this configuration all possible combinations of input and output streams are possible. In short, Device #1 is used to switch RX0-63 to TX0-63, Device #2 to switch RX0-63 to TX64-127, Device #3 to switch RX 64-127 to TX0-63, and Device #4 to switch RX64-127 to TX64-127.




Figure 4. Creating Larger Switch Matrices




Figure 5. Using All Output Enable (AOE)

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	-0.5	+4.0	٧
Vi	Voltage on Digital Inputs	GND -0.3	Vcc +0.3	٧
lo	Current at Digital Outputs	-50	50	mA
Ts	Storage Temperature	-55	+125	°C
PD	Package Power Dissapation	_	2	W

#### NOTE:

# RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Positive Supply	3.0	3.3	3.6	٧
VIH	Input HIGH Voltage	2.0	_	Vcc	٧
VIL	Input LOW Voltage	-0.3	_	0.8	٧
Тор	Operating Temperature Industrial	-40	25	+85	°C

#### NOTE:

1. Voltages are with respect to Ground unless otherwise stated.

## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units
ICC (2)	Supply Current @ 2.048Mb/s	-	-	80	mA
	@ 4.096Mb/s	-	-	90	mA
	@ 8.192Mb/s	-	-	130	mA
	@ 16.384Mb/s	-	-	140	mA
IIL <sup>(3,4)</sup>	Input Leakage (input pins)	-	-	60	μΑ
loz <sup>(3,4)</sup>	high-impedance Leakage	-	-	60	μΑ
VOH <sup>(5)</sup>	Output HIGH Voltage	2.4	-	-	V
VoL <sup>(6)</sup>	Output LOW Voltage	-	-	0.4	V

#### NOTES:

- 1. Voltages are with respect to ground (GND) unless otherwise stated.
- 2. Outputs unloaded.
- 3.  $0 \le V \le VCC$ .
- $4. \ Maximum \ leakage \ on \ pins \ (output \ or \ I/O \ pins \ in \ high-impedance \ state) \ is \ over \ an \ applied \ voltage \ (V).$
- 5. IOH = 10 mA.
- 6. IOL = 10 mA.

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# ACELECTRICAL CHARACTERISTICS - TIMING PARAMETER MEASUREMENT VOLTAGE LEVELS

Symbol	Rating	Level	Unit
VTT	TTLThreshold	1.5	V
Vнм	TTL Rise/Fall Threshold Voltage HIGH	2.0	٧
VLM	TTL Rise/Fall Threshold Voltage LOW	0.8	V
	Input Pulse Levels		V
tr,tf	Input Rise/Fall Times	1	ns
	Input Timing Reference Levels		V
	Output Reference Levels		V
CL <sup>(1)</sup>	Output Load	150	рF
Cin <sup>(2)</sup>	Input Capacitance	8	рF

#### NOTES:

- 1. JTAG CL is 30pF
- 2. For 208 PQFP.




Figure 6. AC Termination




Figure 7. AC Test Load





Figure 8. Lumped Capacitive Load, Typical Derating

# AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLOCK

Symbol	Parameter	Min.	Тур.	Max.	Units
tFPW	Frame Pulse Width (ST-BUS®, GCI) Bit rate = 2.048Mb/s Bit rate = 4.096Mb/s Bit rate = 8.192Mb/s or 16.384Mb/s	26 26 26		295 145 65	ns ns ns
trps	Frame Pulse Setup time before CLK falling (ST-BUS® or GCI)	5	_	_	ns
tFPH	Frame Pulse Hold Time from CLK falling (ST-BUS® or GCI)	10	_	_	ns
tCP	CLK Period Bit rate = 2.048Mb/s Bit rate = 4.096Mb/s Bit rate = 8.192Mb/s or 16.384Mb/s	190 110 55	244 122 61	300 150 70	ns ns ns
tcн	CLK Pulse Width HIGH Bit rate = 2.048Mb/s Bit rate = 4.096Mb/s Bit rate = 8.192Mb/s or 16.384Mb/s	85 50 20	122 61 30	150 75 40	ns ns ns
tCL	CLK Pulse Width LOW Bit rate = 2.048Mb/s Bit rate = 4.096Mb/s Bit rate = 8.192Mb/s or 16.384Mb/s	85 50 20	122 61 30	150 75 40	ns ns ns
thfpw	Wide Frame Pulse Width HCLK = 4.096Mb/s		244		ns
thfps	Frame Pulse Setup Time before HCLK @ 4.096 MHz falling	50	_	150	ns
theph	Frame Pulse Hold Time from HCLK @ 4.096 MHz falling	50	_	150	ns
tHCP	HCLK Period @ 4.096 MHz	190	244	300	ns
thch	HCLK Pulse Width HIGH @ 4.096Mb/s	110	122	150	ns
tHCL	HCLK Pulse Width LOW @ 4.096Mb/s	110	122	150	ns
tHr, tHf	HCLK Rise/Fall Time	_	_	10	ns
tDIF	Delay between falling edge of HCLK and falling edge of CLK	-10	_	10	ns



#### NOTE:

1. To guarentee TX outputs remain in high-impedance.

Figure 9. RESET and ODE Timing





Figure 10. Serial Output and External Control

Figure 11. Output Driver Enable (ODE)

# AC ELECTRICAL CHARACTERISTICS - MICROPROCESSOR INTERFACE TIMING

Symbol	Parameter	Min.	Тур.	Max.	Units
tcss	CS Setup from DS falling	0	_	_	ns
trws	R/W Setup from DS falling	3	_	_	ns
tads	Address Setup from DS falling	2	_	_	ns
tcsн	CS Hold after DS rising	0	_	_	ns
trwн	R/W Hold after DS Rising	3	_	_	ns
tadh	Address Hold after DS Rising	2	_	_	ns
todr	Data Setup from DTA LOW on Read	1	_	_	ns
tohr	Data Hold on Read	10	15	25	ns
tosw	Data Setup on Write (Register Write)	10	_	_	ns
tswo	Valid Data Delay on Write (Connection Memory Write)	_	_	0	ns
tohw	Data Hold on Write	5	_	_	ns
takd	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory @ 2.048Mb/s @ 4.096Mb/s @ 8.192Mb/s or 16.384Mb/s			32 345 200 120	ns ns ns
takh	Acknowledgment Hold Time	_	_	20	ns
toss	Data Strobe Setup Time	6	_	_	ns
tospw	Data Strobe Pulse Width High	28	_	_	ns




#### NOTE:

1. For quick microprocessor access toss must be met. In this case takd = takd (max) - CLK (period) toss.

Figure 12. Motorola Non-Multiplexed Bus Timing

5905 drw17



1. When Output Enable Polarity = 1, Output Enable Indication is HIGH when TX is active and LOW when TX is in three-state.

2. When Output Enable Polarity = 0, Output Enable Indication is LOW when TX is active and HIGH when TX is in three-state.

Figure 13. Output Enable Indicator Timing (8.192Mb/s ST-BUS®)

# $AC\ ELECTRICAL\ CHARACTERISTICS -- SERIAL\ STREAM\ (ST-BUS^{\texttt{®}}\ and\ GCI)$

Symbol	Parameter	Min.	Тур.	Max.	Units
tsis	RX Setup Time	4		_	ns
tsiH	RX Hold Time	8	_	_	ns
tsod	Clock to Valid Data	8		20	ns
tcHZ	Clock to High-Z	_	_	9	ns
tcLZ	Clock to Low-Z	3	_	_	ns
tode	Output Driver Enable to Reset HIGH	5	_	_	ns
todehz	Output Driver Enable (ODE) Delay	_	_	9	ns
tODELZ	Output Driver Enable (ODE) to Low-Z	5	_	_	ns
toei	Output Enable Indicator	8	_	20	ns
trz	Active to High-Z on Master Reset	_	_	12	ns
tzr	High-Z to Active on Master Reset	_	_	12	ns
trs	Reset pulse width	20	_	_	ns
todea	Output Drive Enable to Active	6	_	16	ns




Figure 14. WFPS Timing

5905 drw18




Figure 15. Serial Interface Timing (ST-BUS® Style)

1. @ 2.048Mb/s mode, last channel = ch 31, @ 4.096Mb/s mode, last channel = ch 63, @ 8.192Mb/s mode, last channel = ch 127. @ 16.384Mb/s mode, last channel = ch 255.





Figure 16. Serial Interface Timing (GCI-Style)

1. @ 2.048Mb/s mode, last channel = ch 31, @ 4.096Mb/s mode, last channel = ch 63, @ 8.192Mb/s mode, last channel = ch 127. @ 16.384Mb/s mode, last channel = ch 255.

# **ORDERING INFORMATION**



# DATASHEET DOCUMENT HISTORY

08/14/2001	pgs. 3, 20, 21, 23, 24, 26 and 27.
09/24/2001	pgs.11, 21, 23, 26 and 27.
12/19/2001	pgs. 1-6, 8, 10-16, 19-23, and 25-29.
12/21/2001	pgs. 1-3, 5, 6, 8, 14, 15, 17, 18, 20, 21-23 and 27
03/26/2002	pgs. 20 and 21.
08/02/2002	pg. 8
05/27/2003	pg. 21
10/10/2003	pg. 1 and 4.
06/21/2004	pgs. 24 and 25.
12/17/2012	pg. 31

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/