

# 93415/93L415 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

### Description

The 93415 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- Commercial Address Access Time 93415 — 25 to 60 ns Max
- Military Address Access Time 93415 — 30 to 70 ns Max
- Low Power Version Also Available (93L415)
- Features Open Collector Output
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

### Pin Names

CS

Chip Select Input (Active LOW)

 $A_0 - A_9$ 

Address Inputs
Write Enable Input (Active LOW)


WE D

Data Input

o

Data Output

### Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

# Connection Diagram 16-Pin DIP (Top View)


CS 1 16 VCC
A0 2 15 D
A1 3 14 WE
A2 4 13 A9
A3 5 12 A8
A4 6 11 A7
O 7 10 A6

### Note:

GND

The 16-pin Flatpak version has the same pinout connections as the Dual In-line package.

### Logic Diagram



### **Functional Description**

The 93415 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93415 are controlled by the state of the active LOW Write Enable (WE) input. When WE is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A<sub>0</sub> through A<sub>9</sub>. Since the write function is level triggered, data must be held stable at the data input for at least twsD(min) plus tw(min) plus twhD(min) to insure a valid write. When WE is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O).

An open collector output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of RL value must be used to provide a HIGH at the output

when it is off. Any RL value within the range specified below may be used.

$$\frac{V_{CC\,}(Max)}{I_{OL} - FO\,(1.6)} \,\, \leq R_L \leq \,\, \frac{V_{CC\,}(Min) - V_{OH}}{n\,(I_{CEX}) + FO\,(0.04)}$$

 $R_L$  is in  $k\Omega$ 

n = number of wired-OR outputs tied together FO = number of TTL Unit Loads (UL) driven ICEX = Memory Output Leakage Current

VoH = Required Output HIGH Level at Output Node

IoL = Output LOW Current

The minimum R<sub>L</sub> value is limited by the output current sinking ability. The maximum R<sub>L</sub> value is determined by the output and input leakage current which must be supplied to hold the output at V<sub>OH</sub>. One Unit Load = 40  $\mu$ A HIGH/1.6 mA LOW. FO<sub>MAX</sub> = 5 UL.

### **Truth Table**

	Inputs		Output	
CS	WE	D	0	Mode
Н	X	Х	н	Not Selected
L	L	L	Н	Write "0"
L	L	Н	Н	Write "1"
L	H	Х	Dout	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

### DC Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
Vol	Output LOW Voltage		0.3	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
ViH	Input HIGH Voltage	2.1	1.6		٧	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
VIL	Input LOW Voltage		1.5	0.8	٧	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>
HL	Input LOW Current		-250	-400 <sup>7</sup>	μΑ	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4 V
hн	Input HIGH Current		1.0	40	μΑ	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>CC</sub>
Vic	Input Diode Clamp Voltage		-1.0	-1.5	V	V <sub>CC</sub> = Max, I <sub>IN</sub> = -10 mA
ICEX	Output Leakage Current		1.0	100	μΑ	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 4.5 V
l <sub>cc</sub>	Power Supply Current			765 775 125 135 155 7170	mA mA mA mA mA	93L415-35, 93L415-45, 93L415-60 (commercial) 93L415-40, 93L415-50, 93L415-70 (military) 93415-25, 93415-30 (commercial) 93415-30, 93415-40 (military) 93415A, 93415-45 (commercial) 93415-60 (military) V <sub>CC</sub> = Max, Note 6

### Notes

- Typical values are at V<sub>CC</sub> = 5.0 V. T<sub>C</sub> = +25° C and maximum loading.
- 2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- 3. Short circuit to ground not to exceed one second.

- 4.  $t_W$  measured at  $t_{WSA}$  = Min,  $t_{WSA}$  measured at  $t_W$  = Min.
- Tested under static condition only.
- All inputs GND
   Output open
- 7.  $I_{IL} = -300 \,\mu\text{A}$  for 93L415

### Commercial

AC Performance Characteristics:  $V_{CC} = 5.0 \pm 5\%$ , GND = 0 V,  $T_{C} = 0^{\circ}$  C to  $+75^{\circ}$  C

		9341	5-25		15-30 15 <b>A</b>	9341	5-45		l I
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub> t <sub>RCS</sub> t <sub>AA</sub>	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time <sup>2</sup>		15 20 25		20 20 30		35 35 45	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws tws	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time Write Recovery Time (93415A)	15 5 5 5 5 5 5 5 5 5 5	15 15	20 5 5 5 5 5 5	20 20 20 25	35 5 5 5 5 5	35 40	ns ns ns ns ns ns ns ns	Figure 4

Military AC Performance Characteristics:  $V_{CC} = 5.0~V \pm 10\%,~GND = 0~V,~T_{C} = -55^{\circ}C~to~+125^{\circ}C$ 

Symbol		93415-30		93415-40		93415-60			
	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub> t <sub>RCS</sub>	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time <sup>2</sup>		20 20 30		25 25 40		45 50 60	ns ns ns	Figures 3a, 3b
twsd twsd twhd twsa twha twscs twhcs tws	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	20 5 5 5 5 5 5 5	20 20	25 5 5 10 5 5 5	25 25	40 5 5 15 5 5 5	45 50	ns ns ns ns ns ns ns	Figure 4

Notes on page 4-7

### Commercial

AC Performance Characteristics: V $_{\rm CC} = 5.0 \pm 5\%, \, {\rm GND} = 0 \, {\rm V, \, T_C} = 0^{\rm o} \, \, {\rm C} \, \, {\rm to} \, \, +75^{\rm o} \, \, {\rm C}$ 

		93L415-35		93L415-45		93L415-60			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub>	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time <sup>2</sup>		25 25 35		30 30 45		40 40 60	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	30 5 5 5 5 5 5	20 30	35 5 5 5 5 5 5	25 35	45 5 5 10 5 5 5	45 45	ns ns ns ns ns ns	Figure 4


### Military

AC Performance Characteristics:  $V_{CC} = 5.0~V \pm 10\%,~GND = 0~V,~T_{C} = -55^{\circ}C~to~+125^{\circ}C$ 

			93L415-40		93L415-50		15-70		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
t <sub>ACS</sub>	Read Timing Chip Select Access Time Chip Select Recovery Time Address Access Time <sup>2</sup>		30 25 40		35 30 50		45 50 70	ns ns ns	Figures 3a, 3b
tw twsd twhd twsa twha twscs twhcs tws	Write Timing Write Pulse Width to Guarantee Writing <sup>4</sup> Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write <sup>4</sup> Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to Output Disable Write Recovery Time	35 5 5 10 5 5 5	25 30	40 5 5 10 5 5 5	30 40	50 10 10 10 10 10	45 55	ns ns ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

Fig. 1 AC Test Circuit



\*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels





Fig. 3 Read Mode Timing

### 3a Read Mode Propagation Delay from Chip Select



## 3b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



### Notes

- 1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
- 2. Input voltage levels for worst case AC test are 3.0/0.0 V.

### **Ordering Information**

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93415-25	25	125	0° C to +75° C	XX	93415XX25
93415A	30	155	0° C to +75° C	XX	93415AXX
93415-30	30	125	0° C to +75° C	XX	93415XX30
93415-30	30	135	−55° C to +125° C	YY	93415YY30
93L415-35	35	65	0° C to +75° C	XX	93L415XX35
93415-40	40	135	−55° C to +125° C	YY	93415YY40
93L415-40	40	75	−55° C to +125° C	YY	93L415YY40
93415-45	45	155	0° C to +75° C	XX	93415XX
93L415-45	45	65	0° C to +75° C	XX	93L415XX45
93L415-50	50	75	-55° C to +125° C	YY	93L415YY50
93L415-60	60	65	0° C to +75° C	XX	93L415XX
93415-60	60	170	-55° C to +125° C	YY	93415YY
93L415-70	70	75	-55° C to +125° C	YY	93L415YY

### Packages and Optional Processing (See Section 9)

XX — Commercial

Without Optional Processing With Optional Processing DCQR — Ceramic Dip DC FC FCQR Cerpak

PC

PCQR — Plastic Dip

YY — Military

Without Optional Processing

With Optional Processing DMQB — Ceramic Dip DM FM **FMQB** Cerpak

### **Optional Processing**

QB = Mil Std 883

Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn in or Equivalent

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.