SLIS030 - APRIL 1994 - REVISED JULY 1995

- Low r<sub>DS(on)</sub>...5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Four Distinct Function Modes
- Low Power Consumption

#### description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of storing single-line data in eight addressable latches and 3-to-8 decoder or demultiplexer with active-low DMOS outputs.

Four distinct modes of operation are selectable by controlling the clear ( $\overline{CLR}$ ) and enable ( $\overline{G}$ ) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable  $\overline{G}$  should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other

| NC 1 20 NC<br>V <sub>CC</sub> 2 19 CLR<br>S0 3 18 D<br>DRAINO 4 17 DRAINT | DW OR N PACKAGE<br>(TOP VIEW)  |                                 |  |   |  |  |  |  |  |  |  |
|---|--|---------------------------------|--|---|--|--|--|--|--|--|--|
|   | V <sub>CC</sub><br>S0<br>DRAIN0<br>DRAIN1<br>DRAIN2<br>DRAIN3<br>S1<br>GND | 3<br>4<br>5<br>6<br>7<br>8<br>9 | 19<br>18<br>17<br>16<br>15<br>14<br>13 | CLR<br>D<br>DRAIN7<br>DRAIN6<br>DRAIN5<br>DRAIN4<br>G |  |  |  |  |  |  |  |

NC - No internal connection

#### FUNCTION TABLE

| INF    | PUT    | S      | OUTPUT OF<br>ADDRESSED | EACH<br>OTHER                      | FUNCTION                |  |  |  |  |  |
|--------|--------|--------|------------------------|------------------------------------|-------------------------|--|--|--|--|--|
| CLR    | G      | D      | DRAIN                  | DRAIN                              | TONCTION                |  |  |  |  |  |
| H<br>H | L<br>L | H<br>L | L<br>H                 | Q <sub>io</sub><br>Q <sub>io</sub> | Addressable<br>Latch    |  |  |  |  |  |
| н      | Н      | Х      | Q <sub>io</sub>        | Q <sub>io</sub>                    | Memory                  |  |  |  |  |  |
| L      | L<br>L | H<br>L | L<br>H                 | H<br>H                             | 8-Line<br>Demultiplexer |  |  |  |  |  |
| L      | Н      | Х      | Н                      | Н                                  | Clear                   |  |  |  |  |  |

#### LATCH SELECTION TABLE

| SELE | CT IN      | PUTS | DRAIN     |
|------|------------|------|-----------|
| S2   | <b>S</b> 1 | S0   | ADDRESSED |
| L    | L          | L    | 0         |
| L    | L          | н    | 1         |
| L    | Н          | L    | 2         |
| L    | Н          | Н    | 3         |
| н    | L          | L    | 4         |
| н    | L          | Н    | 5         |
| н    | Н          | L    | 6         |
| н    | Н          | Н    | 7         |
|      |            |      |           |

H = high level, L = low level

outputs are off. In the clear mode, all outputs are off and unaffected by the address and data inputs. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.


Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at  $T_C = 25$ °C. The current limit decreases as the junction temperature increases for additional device protection.

The TPIC6B259 is characterized for operation over the operating case temperature range of -40°C to 125°C.



SLIS030 - APRIL 1994 - REVISED JULY 1995

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SLIS030 - APRIL 1994 - REVISED JULY 1995


logic diagram (positive logic)





SLIS030 - APRIL 1994 - REVISED JULY 1995

#### schematic of inputs and outputs



# absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted) $\!\!\!\!^\dagger$

| Logic supply voltage, $V_{CC}$ (see Note 1)<br>Logic input voltage range, $V_{I}$<br>Power DMOS drain-to-source voltage, $V_{DS}$ (see Note 2)<br>Continuous source-to-drain diode anode current<br>Pulsed source-to-drain diode anode current (see Note 3)<br>Pulsed drain current, each output, all outputs on, $I_{D}$ , $T_{C} = 25^{\circ}C$ (see Note 3)<br>Continuous drain current, each output, all outputs on, $I_{D}$ , $T_{C} = 25^{\circ}C$ (see Note 3)<br>Continuous drain current single output, $I_{DM}$ , $T_{C} = 25^{\circ}C$ (see Note 3)<br>Single-pulse avalanche energy, $E_{AS}$ (see Figure 4)<br>Avalanche current, $I_{AS}$ (see Note 4)<br>Continuous total dissipation<br>Operating virtual junction temperature range, $T_{J}$ | -0.3 V to 7 V<br>            |
|---|------------------------------|
| Continuous total dissipation  | See Dissipating Rating Table |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Each power DMOS source is internally connected to GND.

3. Pulse duration  $\leq$  100 µs and duty cycle  $\leq$  2%.

4. DRAIN supply voltage = 15 V, starting junction temperature ( $T_{JS}$ ) = 25°C, L = 200 mH,  $I_{AS}$  = 0.5 A (see Figure 4).

| DISSIPATION RATING TABLE |                                       |  |  |  |  |  |  |  |  |  |
|--------------------------|---------------------------------------|--|--|--|--|--|--|--|--|--|
| PACKAGE                  | T <sub>C</sub> ≤ 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>C</sub> = 25°C | T <sub>C</sub> = 125°C<br>POWER RATING |  |  |  |  |  |  |  |
| DW                       | 1389 mW                               | 11.1 mW/°C                                     | 278 mW                                 |  |  |  |  |  |  |  |
| N                        | 1050 mW                               | 10.5 mW/°C                                     | 263 mW                                 |  |  |  |  |  |  |  |



SLIS030 - APRIL 1994 - REVISED JULY 1995

#### recommended operating conditions

|   | MIN                  | MAX                  | UNIT |
|---|----------------------|----------------------|------|
| Logic supply voltage, V <sub>CC</sub>   | 4.5                  | 5.5                  | V    |
| High-level input voltage, VIH   | 0.85 V <sub>CC</sub> |                      | V    |
| Low-level input voltage, VIL  |                      | 0.15 V <sub>CC</sub> | V    |
| Pulsed drain output current, $T_C = 25^{\circ}C$ , $V_{CC} = 5 V$ (see Notes 3 and 5) | -500                 | 500                  | mA   |
| Setup time, D high before $\overline{G}$ , t <sub>SU</sub> (see Figure 2)             | 20                   |                      | ns   |
| Hold time, D high after $\overline{G}$ , t <sub>h</sub> (see Figure 2)                | 20                   |                      | ns   |
| Pulse duration, t <sub>W</sub> (see Figure 2)   | 40                   |                      | ns   |
| Operating case temperature, T <sub>C</sub>  | -40                  | 125                  | °C   |

### electrical characteristics, V<sub>CC</sub> = 5 V, T<sub>C</sub> = 25°C (unless otherwise noted)

|                                      | PARAMETER                                  |  | TEST CONDITIC            | DNS                                   | MIN | TYP  | MAX | UNIT |
|--------------------------------------|--|--|--------------------------|---------------------------------------|-----|------|-----|------|
| V <sub>(BR)DSX</sub>                 | Drain-to-source breakdown voltage          | I <sub>D</sub> = 1 mA                              |                          |                                       | 50  |      |     | V    |
| V <sub>SD</sub>                      | Source-to-drain diode forward voltage      | I <sub>F</sub> = 100 mA                            |                          |                                       |     | 0.85 | 1   | V    |
| IIН                                  | High-level input current                   | V <sub>CC</sub> = 5.5 V,                           | $V_I = V_{CC}$           |                                       |     |      | 1   | μA   |
| ۱ <sub>IL</sub>                      | Low-level input current                    | V <sub>CC</sub> = 5.5 V,                           | $V_{I} = 0$              |                                       |     |      | -1  | μA   |
| I <sub>CC</sub> Logic supply current |  | All outputs off                                    |                          |                                       | 20  | 100  | ۵   |      |
|                                      | Logic supply current                       | $V_{CC} = 5.5 V$                                   | All outputs on           |                                       |     | 150  | 300 | μA   |
| IN                                   | Nominal current                            | V <sub>DS(on)</sub> = 0.5 V,<br>See Notes 5, 6, a  |                          | T <sub>C</sub> = 85°C,                |     | 90   |     | mA   |
|                                      | Off-state drain current                    | V <sub>DS</sub> = 40 V,                            | V <sub>CC</sub> = 5.5 V  |                                       |     | 0.1  | 5   | ۵    |
| DSX                                  | On-state drain current                     | V <sub>DS</sub> = 40 V,                            | V <sub>CC</sub> = 5.5 V, | T <sub>C</sub> = 125°C                |     | 0.15 | 8   | μA   |
|                                      |  | I <sub>D</sub> = 100 mA,                           | V <sub>CC</sub> = 4.5 V  |                                       |     | 4.2  | 5.7 |      |
| <sup>r</sup> DS(on)                  | Static drain-to-source on-state resistance | I <sub>D</sub> = 100 mA,<br>T <sub>C</sub> = 125°C | V <sub>CC</sub> = 4.5 V, | See Notes 5 and 6 and Figures 6 and 7 |     | 6.8  | 9.5 | Ω    |
|                                      |  | I <sub>D</sub> = 350 mA,                           | V <sub>CC</sub> = 4.5 V  | 1                                     |     | 5.5  | 8   |      |

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>C</sub> = 25°C

|                  | PARAMETER   | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |  |
|------------------|---|--|-----|-----|-----|------|--|
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output from D |  |     | 150 |     | ns   |  |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output from D | C <sub>L</sub> = 30 pF, I <sub>D</sub> = 100 mA, 90              |     |     |     | ns   |  |
| tr               | Rise time, drain output                                 | See Figures 1, 2, and 8  | 200 |     | ns  |      |  |
| tf               | Fall time, drain output                                 |  |     | 200 |     | ns   |  |
| ta               | Reverse-recovery-current rise time                      | $I_F = 100 \text{ mA}, \qquad di/dt = 20 \text{ A}/\mu\text{s},$ |     | 100 |     |      |  |
| t <sub>rr</sub>  | Reverse-recovery time                                   | See Notes 5 and 6 and Figure 3                                   |     | 300 |     | ns   |  |

NOTES: 3. Pulse duration  $\leq$  100  $\mu s$  and duty cycle  $\leq$  2%.

5. Technique should limit  $T_J - T_C$  to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.


7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at  $T_C = 85^{\circ}C$ .



SLIS030 – APRIL 1994 – REVISED JULY 1995

#### thermal resistance

|                  | PARAMETER                              |            | TEST CONDITIONS                | MIN | MAX | UNIT  |
|------------------|--|------------|--------------------------------|-----|-----|-------|
| <b>D</b>         | Thermal resistance junction-to-ambient | DW package |                                |     | 90  | °C/W  |
| R <sub>θJA</sub> |  | N package  | All 8 outputs with equal power |     | 95  | -0/00 |




- NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \ \Omega$ .
  - B.  $C_{L}$  includes probe and jig capacitance.

#### Figure 1. Resistive-Load Test Circuit and Voltage Waveforms



INPUT SETUP AND HOLD WAVEFORMS


SLIS030 - APRIL 1994 - REVISED JULY 1995



#### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - B. The V<sub>GG</sub> amplitude and R<sub>G</sub> are adjusted for di/dt = 20 A/ $\mu$ s. A V<sub>GG</sub> double-pulse train is used to set I<sub>F</sub> = 0.1 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.

#### Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



SLIS030 - APRIL 1994 - REVISED JULY 1995



### PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT

VOLTAGE AND CURRENT WAVEFORMS

NOTES: A. The word generator has the following characteristics:  $t_f \le 10 \text{ ns}, t_f \le 10 \text{ ns}, Z_O = 50 \Omega$ . B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 0.5 \text{ A}$ . Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30 \text{ mJ}$ .







Figure 6



SLIS030 - APRIL 1994 - REVISED JULY 1995




### **TYPICAL CHARACTERISTICS**

NOTE D: Technique should limit  $T_J - T_C$  to 10°C maximum.



SLIS030 - APRIL 1994 - REVISED JULY 1995



#### THERMAL INFORMATION





### PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|-------------------------|---------|
|                  |               |              |                    |      |                |                     | (6)                           |                    |              |                         |         |
| TPIC6B259DW      | ACTIVE        | SOIC         | DW                 | 20   | 25             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 125   | TPIC6B259               | Samples |
| TPIC6B259DWG4    | ACTIVE        | SOIC         | DW                 | 20   | 25             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM |              | TPIC6B259               | Samples |
| TPIC6B259DWR     | ACTIVE        | SOIC         | DW                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 125   | TPIC6B259               | Samples |
| TPIC6B259DWRG4   | ACTIVE        | SOIC         | DW                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM |              | TPIC6B259               | Samples |
| TPIC6B259N       | ACTIVE        | PDIP         | Ν                  | 20   | 20             | RoHS &<br>Non-Green | NIPDAU                        | N / A for Pkg Type | -40 to 125   | TPIC6B259N              | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TPIC6B259DWR                | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| TPIC6B259DWRG4              | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPIC6B259DWR   | SOIC         | DW              | 20   | 2000 | 350.0       | 350.0      | 43.0        |
| TPIC6B259DWRG4 | SOIC         | DW              | 20   | 2000 | 350.0       | 350.0      | 43.0        |



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

| Device        | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPIC6B259DW   | DW           | SOIC         | 20   | 25  | 506.98 | 12.7   | 4826   | 6.6    |
| TPIC6B259DWG4 | DW           | SOIC         | 20   | 25  | 506.98 | 12.7   | 4826   | 6.6    |
| TPIC6B259N    | Ν            | PDIP         | 20   | 20  | 506    | 13.97  | 11230  | 4.32   |

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated