


Automotive Full Bridge MOSFET Driver

FEATURES AND BENEFITS

- High current gate drive for N-channel MOSFET full bridge
- High-side or low-side PWM switching
- Charge pump for low supply voltage operation
- Top-off charge pump for 100% PWM
- Cross-conduction protection with adjustable dead time
- 5.5 to 50 V supply voltage range
- Integrated 5 V regulator
- Diagnostics output
- Low current sleep mode
- AEC-Q100 qualified

Package: 28-pin TSSOP with exposed thermal pad (suffix LP)



Not to scale

DESCRIPTION

The A3921 is a full-bridge controller for use with external N-channel power MOSFETs and is specifically designed for automotive applications with high-power inductive loads, such as brush DC motors.


A unique charge pump regulator provides full (>10 V) gate drive for battery voltages down to 7 V and allows the A3921 to operate with a reduced gate drive, down to 5.5 V.

A bootstrap capacitor is used to provide the above-battery supply voltage required for N-channel MOSFETs. An internal charge pump for the high-side drive allows DC (100% duty cycle) operation.

The full bridge can be driven in fast or slow decay modes using diode or synchronous rectification. In the slow decay mode, current recirculation can be through the high-side or the low-side FETs. The power FETs are protected from shoot-through by resistor adjustable dead time.

Integrated diagnostics provide indication of undervoltage, overtemperature, and power bridge faults, and can be configured to protect the power MOSFETs under most short circuit conditions.

The A3921 is supplied in a 28-pin TSSOP power package with an exposed thermal pad (suffix LP). This package is lead (Pb) free, with 100% matte-tin leadframe plating.



Typical Application

SELECTION GUIDE

Part Number	Packing
A3921KLPT-R	4000 pieces per reel

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Characteristic	Symbol	Notes	Rating	Units
Load Supply Voltage	V_{BB}		-0.3 to 50	V
Logic Inputs and Outputs			-0.3 to 6.5	V
V5 Pin	V_{V5}		-0.3 to 7	V
LSS Pin	V_{LSS}		-4 to 6.5	V
VDSTH Pin	V_{DSTH}		-0.3 to 6.5	V
SA and SB Pins	V_{SA}, V_{SB}		-5 to 55	V
VDRAIN Pin	V_{DRAIN}		-5 to 55	V
GHA and GHB Pins	V_{GHA}, V_{GHB}		Sx to Sx+15	V
GLA and GLB Pins	V_{GLA}, V_{GLB}		-5 to 16	V
CA and CB Pins	V_{CA}, V_{CB}		-0.3 to Sx+15	V
Operating Temperature Range	T_A	Range K	-40 to 150	°C
Junction Temperature	$T_J(\text{max})$		150	°C
Transient Junction Temperature	T_{TJ}	Overtemperature event not exceeding 1 s, lifetime duration not exceeding 10 hr; guaranteed by design characterization	175	°C
Storage Temperature Range	T_{stg}		-55 to 150	°C

*With respect to GND.

THERMAL CHARACTERISTICS: May require derating at maximum conditions

Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance	$R_{\theta JA}$	4-layer PCB based on JEDEC standard	28	°C/W
		2-layer PCB with 3.8 in. ² of copper area each side	32	°C/W
	$R_{\theta JP}$		2	°C/W

*Additional thermal information available on Allegro website.

PINOUT DIAGRAM AND TERMINAL LIST TABLE





Figure 6: Package LP, 28-Pin TSSOP Pinout Diagram

Table 4: Terminal List

Number	Name	Description	Number	Name	Description
1	VDRAIN	High-side common drain	16	CP1	Pump capacitor
2	LSS	Low-side common source	17	GND	Ground
3	GLB	Low-side gate drive B	18	NC	No connection
4	SB	Load connection B	19	PHASE	Phase control input
5	GHB	High-side gate drive B	20	V5	5 V regulator
6	CB	Bootstrap capacitor B	21	SR	SR control input
7	NC	No connection	22	PWML	Low-side PWM control input
8	VREG	Regulated 13 V	23	PWMH	High-side PWM control input
9	CA	Bootstrap capacitor A	24	RESET	Reset input
10	GHA	High-side gate drive A	25	FF1	Fault Flag 1 output
11	SA	Load connection A	26	FF2	Fault Flag 2 output
12	GLA	Low-side gate drive A	27	RDEAD	Dead time setting input
13	VBB	Main supply	28	VDSTH	V_{DS} threshold level Input
14	NC	No connection	-	PAD	Exposed pad for enhanced thermal dissipation (underside)
15	CP2	Pump capacitor			



Functional Block Diagram

ELECTRICAL CHARACTERISTICS: Valid at $T_J = -40^\circ\text{C}$ to 150°C , $V_{BB} = 7$ to 50 V, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units
SUPPLY AND REFERENCE						
Load Supply Voltage Functional Operating Range [1]	V_{BB}		5.5	–	50	V
Load Supply Quiescent Current	I_{BBQ}	RESET = high, outputs = low, $V_{BB} = 12$ V	–	10	14	mA
	I_{BBS}	RESET = low, Sleep mode, $V_{BB} = 12$ V	–	–	10	μA
VREG Output Voltage	V_{REG}	$V_{BB} > 9$ V, $I_{REG} = 0$ to 10 mA	12.5	13	13.75	V
		7.5 V $< V_{BB} \leq 9$ V, $I_{REG} = 0$ to 7 mA	12.5	13	13.75	V
		6 V $< V_{BB} \leq 7.5$ V, $I_{REG} = 0$ to 7 mA	$2 \times V_{BB} - 2.5$	–	–	V
		5.5 V $< V_{BB} \leq 6$ V, $I_{REG} < 5.5$ mA	8.5	9.5	–	V
V5 Output Voltage	$V_{5(out)}$	No load	4.5	5	5.5	V
V5 Line Regulation	$V_{5(line)}$	$I_5 = -2$ mA	–	15	40	mV
V5 Load Regulation	$V_{5(load)}$	$I_5 = 0$ to -2 mA	–	50	100	mV
V5 Short-Circuit Current	I_{5M}	$V_{BB} = 40$ V, $V_5 = 0$ V	–	28	35	mA
Bootstrap Diode Forward Voltage	V_{fBOOT}	$I_D = 10$ mA	0.4	0.7	1.0	V
		$I_D = 100$ mA	1.5	2.2	2.8	V
Bootstrap Diode Resistance	r_D	$r_{D(100mA)} = (V_{fBOOT(150mA)} - V_{fBOOT(50mA)}) / 100$ mA	6	10	20	Ω
Bootstrap Diode Current Limit	I_{DBOOT}		250	500	750	mA
Top-off Charge Pump Current Limit	I_{TOCPM}		–	400	–	μA
High-Side Gate Drive Static Load Resistance	R_{GSH}		250	–	–	k Ω
GATE OUTPUT DRIVE						
Turn-On Time	t_r	$C_{LOAD} = 1$ nF, 20% to 80%	–	35	–	ns
Turn-Off Time	t_f	$C_{LOAD} = 1$ nF, 80% to 20%	–	20	–	ns
Pullup On Resistance	$R_{DS(on)UP}$	$T_J = 25^\circ\text{C}$, $I_{GHX} = -150$ mA	6	8	12	Ω
		$T_J = 150^\circ\text{C}$, $I_{GHX} = -150$ mA	10	13	16	Ω
Pulldown On Resistance	$R_{DS(on)DN}$	$T_J = 25^\circ\text{C}$, $I_{GLX} = 150$ mA	2	3	4	Ω
		$T_J = 150^\circ\text{C}$, $I_{GLX} = 150$ mA	3	4.5	6	Ω
GHx Output Voltage	V_{GHX}	Bootstrap capacitor fully charged	$V_{C_x} - 0.2$	–	–	V
GLx Output Voltage	V_{GLX}		$V_{REG} - 0.2$	–	–	V
Turn-Off Propagation Delay [2]	$t_{P(off)}$	Input change to unloaded gate output change	60	90	150	ns
Turn-On Propagation Delay [2]	$t_{P(on)}$	Input change to unloaded gate output change	60	90	150	ns
Propagation Delay Matching, Phase-to-Phase	Δt_{PP}	Measured between corresponding transition points on both phases	–	10	–	ns
Propagation Delay Matching, On-to-Off	Δt_{OO}	Measured across one phase	–	10	–	ns

Continued on the next page...

ELECTRICAL CHARACTERISTICS (continued): Valid at $T_J = -40^\circ\text{C}$ to 150°C , $V_{BB} = 7$ to 50 V, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units
GATE OUTPUT DRIVE (continued)						
Dead Time [2]	t_{DEAD}	$R_{DEAD} = 3\text{ k}\Omega$	–	180	–	ns
		$R_{DEAD} = 30\text{ k}\Omega$	815	960	1110	ns
		$R_{DEAD} = 240\text{ k}\Omega$	–	3.5	–	μs
		RDEAD tied to V5	–	6	–	μs
LOGIC INPUTS AND OUTPUTS						
FF1 and FF2 Fault Output (Open Drain)	$V_{FF(L)}$	$I_{FF} = 1\text{ mA}$, fault not present	–	–	0.4	V
FF1 and FF2 Fault Output Leakage Current [3]	$I_{FF(H)}$	$V_{FF} = 5\text{ V}$, fault present	–1	–	1	μA
RDEAD Current [3]	I_{DEAD}	RDEAD = GND	–200	–	–70	μA
Input Low Voltage	$V_{IN(L)}$		–	–	0.8	V
Input High Voltage	$V_{IN(H)}$		2.0	–	–	V
Input Hysteresis (Except RESET Pin)	V_{INhys}		100	250	–	mV
Input Hysteresis (RESET Pin)	$V_{INRSThys}$		200	–	–	mV
Input Current (Except RESET Pin) [3]	I_{IN}	$0\text{ V} < V_{IN} < V_5$	–1	–	1	μA
Input Pulldown Resistor (RESET Pin)	R_{PD}		–	50	–	k Ω
RESET Pulse Time	t_{RES}		0.1	–	3.5	μs
PROTECTION						
VREG Undervoltage Lockout Threshold	$V_{REGUVon}$	V_{REG} rising	7.5	8	8.5	V
	$V_{REGUVoff}$	V_{REG} falling	6.75	7.25	7.75	V
Bootstrap Undervoltage Threshold	V_{BOOTUV}	Cx with respect to Sx	59	–	69	% V_{REG}
Bootstrap Undervoltage Hysteresis	$V_{BOOTUVhys}$		–	13	–	% V_{REG}
V5 Undervoltage Turn-Off Threshold	V_{5UVoff}	V_5 falling	3.4	3.6	3.8	V
V5 Undervoltage Hysteresis	V_{5UVhys}		300	400	500	mV
VDSTH Input Range	V_{DSTH}		0.1	–	2	V
VDSTH Input Current	I_{DSTH}	$0\text{ V} < V_{DSTH} < 2\text{ V}$	–	10	30	μA
VDSTH Disable Voltage	V_{DSDIS}	When not connected directly to V5	4.95	–	–	V
VDRAIN Input Voltage	V_{DRAIN}	$V_{DSTH} = 2\text{ V}$, $V_{BB} = 12\text{ V}$,	7	V_{BB}	50	V
VDRAIN Input Current	I_{DRAIN}	$V_{DSTH} = 2\text{ V}$, $V_{BB} = 12\text{ V}$, $0\text{ V} < V_{DRAIN} < V_{BB}$	–	–	250	μA
Short-to-Ground Threshold Offset [4]	V_{STGO}	High-side on, $V_{DSTH} \geq 1\text{ V}$	–	± 100	–	mV
		High-side on, $V_{DSTH} < 1\text{ V}$	–150	± 50	150	mV
Short-to-Battery Threshold Offset [5]	V_{STBO}	Low-side on, $V_{DSTH} \geq 1\text{ V}$	–	± 100	–	mV
		Low-side on, $V_{DSTH} < 1\text{ V}$	–150	± 50	150	mV
Overtemperature Fault Flag Threshold	T_{JF}	Temperature increasing	150	170	–	$^\circ\text{C}$
Overtemperature Fault Hysteresis	T_{JFhys}	Recovery = $T_{JF} - T_{JFhys}$	–	15	–	$^\circ\text{C}$

[1] Functions correctly, but parameters are not guaranteed, below the general limits (7 V).


[2] See Gate Drive Timing diagrams.

[3] For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.


[4] As V_{Sx} decreases, fault occurs if $V_{BAT} - V_{Sx} > V_{STG}$. STG threshold, $V_{STG} = V_{DSTH} + V_{STGO}$.[5] As V_{Sx} increases, fault occurs if $V_{Sx} - V_{LSS} > V_{STB}$. STB threshold, $V_{STB} = V_{DSTH} + V_{STBO}$.

TIMING DIAGRAMS

Gate Drive Timing – PWM inputs, Slow Decay, Synchronous Rectification




SR=1, PWML=1




SR=1, PWMH=1

Gate Drive Timing – PWM inputs, Slow Decay, Diode Rectification




SR=0, PWML=1




SR=0, PWMH=1

Gate Drive Timing – Phase Input, Fast Decay, Synchronous Rectification



PWML=1, PWMH=1

Gate Drive Timing – PWM Input, Fast Decay, Diode Rectification



PHASE=1

FUNCTIONAL DESCRIPTION

The A3921 is a full-bridge MOSFET driver (pre-driver) requiring a single unregulated supply of 7 to 50 V. It includes an integrated 5 V logic supply regulator.

The four high current gate drives are capable of driving a wide range of N-channel power MOSFETs, and are configured as two high-side drives and two low-side drives. The A3921 provides all the necessary circuits to ensure that the gate-source voltage of both high-side and low-side external FETs are above 10 V, at supply voltages down to 7 V. For extreme battery voltage drop conditions, correct functional operation is guaranteed at supply voltages down to 5.5 V, but with a reduced gate drive voltage.

The A3921 can be driven with a single PWM input from a microcontroller and can be configured for fast or slow decay. Fast decay can provide four-quadrant motor control, while slow decay is suitable for two-quadrant motor control or simple inductive loads. In slow decay, current recirculation can be through the high-side or the low-side MOSFETs. In either case, bridge efficiency can be enhanced by synchronous rectification. Cross-conduction (shoot through) in the external bridge is avoided by an adjustable dead time.

A low power sleep mode allows the A3921, the power bridge, and the load to remain connected to a vehicle battery supply without the need for an additional supply switch.

The A3921 includes a number of protection features against undervoltage, overtemperature, and power bridge faults. Fault states enable responses by the device or by the external controller, depending on the fault condition and logic settings. Two fault flag outputs, FF1 and FF2, are provided to signal detected faults to an external controller.

Power Supplies

A single power supply connection is required to the VBB pin through a reverse voltage protection circuit. The supply should be decoupled with a ceramic capacitor connected close to the VBB and ground pins.

The A3921 operates within specified parameters with a VBB supply from 7 to 50 V and functions correctly with a supply down to 5.5 V. This provides a very rugged solution for use in the harsh automotive environment.

V5 Pin A 5 V low current supply for external pullup resistors is provided by an integrated 5 V regulator. This regulator is also used by the internal logic circuits and must always be decoupled by at least a 100 nF capacitor between the V5 pin and GND. The

5 V regulator is disabled when RESET is held low.

Gate Drives

The A3921 is designed to drive external, low on-resistance, power N-channel MOSFETs. It supplies the large transient currents necessary to quickly charge and discharge the external FET gate capacitance in order to reduce dissipation in the external FET during switching. The charge and discharge rate can be controlled using an external resistor in series with the connection to the gate of the FET.

GATE DRIVE VOLTAGE REGULATION

The gate drives are powered by an internal regulator which limits the supply to the drives and therefore the maximum gate voltage. When the V_{BB} supply is greater than about 16 V, the regulator is a simple linear regulator. Below 16 V, the regulated supply is maintained by a charge pump boost converter, which requires a pump capacitor connected between the CP1 and CP2 pins. This capacitor must have a minimum value of 220 nF, and is typically 470 nF.

The regulated voltage, nominally 13 V, is available on the VREG pin. A sufficiently large storage capacitor must be connected to this pin to provide the transient charging current to the low-side drives and the bootstrap capacitors.

TOP-OFF CHARGE PUMP

An additional top-off charge pump is provided for each phase. The charge pumps allow the high-side drives to maintain the gate voltage on the external FETs indefinitely, ensuring so-called 100% PWM if required. This is a low current trickle charge pump, and is operated only after a high-side FET has been signaled to turn on. The floating high-side gate drive requires a small bias current ($<20 \mu\text{A}$) to maintain the high-level output. Without the top-off charge pump, this bias current would be drawn from the bootstrap capacitor through the Cx pin. The charge pump provides sufficient current to ensure that the bootstrap voltage and thereby the gate-source voltage is maintained at the necessary level.

Note that the charge required for initial turn-on of the high-side gate is always supplied by the bootstrap capacitor. If the bootstrap capacitor becomes discharged, the top-off charge pump will not provide sufficient current to allow the FET to turn on.

In some applications a safety resistor is added between the gate and source of each FET in the bridge. When a high-side FET is

held in the on-state, the current through the associated high-side gate-source resistor (R_{GSH}) is provided by the high-side drive and therefore appears as a static resistive load on the top-off charge pump. The minimum value of R_{GSH} for which the top-off charge pump can provide current is shown in the Electrical Characteristics table.

GLA AND GLB PINS

These are the low-side gate drive outputs for the external N-channel MOSFETs. External resistors between the gate drive output and the gate connection to the FET (as close as possible to the FET) can be used to control the slew rate seen at the gate, thereby providing some control of the di/dt and dv/dt of the SA and SB outputs. GLx going high turns on the upper half of the drive, sourcing current to the gate of the low-side FET in the external power bridge, turning it on. GLx going low turns on the lower half of the drive, sinking current from the external FET gate circuit to the LSS pin, turning off the FET.

SA AND SB PINS

Directly connected to the motor, these terminals sense the voltages switched across the load. These terminals are also connected to the negative side of the bootstrap capacitors and are the negative supply connections for the floating high-side drives. The discharge current from the high-side FET gate capacitance flows through these connections, which should have low impedance circuit connections to the FET bridge.

GHA AND GHB PINS

These terminals are the high-side gate drive outputs for the external N-channel FETs. External resistors between the gate drive output and the gate connection to the FET (as close as possible to the FET) can be used to control the slew rate seen at the gate, thereby controlling the di/dt and dv/dt of the SA and SB outputs. GHx going high turns on the upper half of the drive, sourcing current to the gate of the high-side FET in the external motor-driving bridge, turning it on. GHx going low turns on the lower half of the drive, sinking current from the external FET gate circuit to the corresponding Sx pin, turning off the FET.

CA AND CB PINS

These are the high-side connections for the bootstrap capacitors and are the positive supply for the high-side gate drives. The bootstrap capacitors are charged to approximately V_{REG} when the associated output Sx terminal is low. When the Sx output swings high, the charge on the bootstrap capacitor causes the voltage at the corresponding Cx terminal to rise with the output to provide

the boosted gate voltage needed for the high-side FETs.

LSS PIN

This is the low-side return path for discharge of the capacitance on the FET gates. It should be tied directly to the common sources of the low-side external FETs through an independent low impedance connection.

RDEAD PIN

This pin controls internal generation of dead time during FET switching.

- When a resistor greater than 3 k Ω is connected between RDEAD and AGND, cross-conduction is prevented by the gate drive circuits, which introduce a dead time, t_{DEAD} , between switching one FET off and the complementary FET on. The dead time is derived from the resistor value connected between the RDEAD and AGND pins.
- When RDEAD is connected directly to V5, cross-conduction is prevented by the gate drive circuits. In this case, t_{DEAD} defaults to a value of 6 μ s typical.

Logic Control Inputs

Four low-voltage level digital inputs provide control for the gate drives. These logic inputs all have a nominal hysteresis of 500 mV to improve noise performance. They are used together to provide fast decay or slow decay with high-side or low-side recirculation. They also provide brake, coast, and sleep modes as defined in Tables 1 and 2.

PWMH AND PWML PINS

These inputs can be used to control current in the power bridge. PWMH provides high-side chopping and PWML provides low-side chopping. When used together they control the power bridge in fast decay mode. The PWM options are provided in Table 2.

- Setting PWMH low turns off active high-side drives. This provides high-side-chopped slow-decay PWM.
- Setting PWML low turns off active low-side drives. This provides low-side-chopped slow-decay PWM.
- PWMH and PWML may also be connected together and driven with a single PWM signal. This provides fast-decay PWM.

PHASE PIN

The state of the PHASE pin determines the positive direction of load current (see Table 1). The PHASE pin can also be used as a

Table 1. Phase Control Truth Table

Inputs				Outputs				Bridge		Mode of Operation
PWMH	PWML	PHASE	SR	GHA	GLA	GHB	GLB	SA	SB	
1	1	1	X	H	L	L	H	HS	LS	Bridge driven with A high and B low
1	1	0	X	L	H	H	L	LS	HS	Bridge driven with B high and A low
0	1	X	1	L	H	L	H	LS	LS	Slow decay, both low-side on or low-side brake
1	0	X	1	H	L	H	L	HS	HS	Slow decay, both high-side on or high-side brake
0	1	1	0	L	L	L	H	Z	LS	Slow decay, current flow A to B, low-side diode rectification
0	1	0	0	L	H	L	L	LS	Z	Slow decay, current flow B to A, low-side diode rectification
1	0	1	0	H	L	L	L	HS	Z	Slow decay, current flow A to B, high-side diode rectification
1	0	0	0	L	L	H	L	Z	HS	Slow decay, current flow B to A, high-side diode rectification
0	0	X	X	L	L	L	L	Z	Z	Fast decay, diode rectification/coast

X = don't care (same for input 1 or input 0), HS = high-side FET active, LS = low-side FET active, Z = high impedance, both FETs off

Table 2. PWM Options

Inputs [a]				PWM Effect [b]		Decay	Mode of Operation
SR	PWMH	PWML	PHASE	100%	0%		
X	1	1	PWM	A to B	B to A	Fast	Full four-quadrant control, zero average load current at 50% PWM
0	PWM	PWM	1	A to B	Coast	Fast	Fast decay, diode recirculation or coast
			0	B to A			
1	PWM	1	1	A to B	Brake	Slow	High-side PWM, low-side MOSFET recirculation
			0	B to A			
1	1	PWM	1	A to B	Brake	Slow	Low-side PWM, high-side MOSFET recirculation
			0	B to A			
0	PWM	1	1	A to B	Brake [c]	Slow	High-side PWM, low-side diode recirculation
			0	B to A			
0	1	PWM	1	A to B	Brake [c]	Slow	Low-side PWM, high-side diode recirculation
			0	B to A			
X	0	0	X	Coast	Coast	Fast	Coast, all MOSFETs off

[a] X indicates don't care condition. The action is the same for input 1 or input 0.

[b] PWM Effect indicates the effect on the load current direction or the equivalent action.

[c] With SR disabled, braking is only effective in one direction when sufficient forward voltage is available to allow the diode to conduct.

PWM input when full four-quadrant control (fast decay synchronous rectification) is required (see Table 2).

SR PIN

This enables or disables synchronous rectification. When SR is high, synchronous rectification is enabled during the PWM off time. PWM off time is present when there is a low on either but not both of the PWMH and PWML inputs. Synchronous rectification turns on the complementary MOSFET to the one that is turned off. This ensures that the recirculating current passes through the lower resistance conduction path, rather than the body diode of the MOSFET.

When SR is low, synchronous rectification is disabled. In this case, fewer MOSFET switching cycles occur, reducing dissipation in the A3921. However, load current recirculates through the higher resistance body diode of the power MOSFETs, causing greater power dissipation in the power bridge.

RESET PIN

This is an active-low input, and when active it allows the A3921 to enter sleep mode. When RESET is held low, the regulator and all internal circuitry are disabled and the A3921 enters sleep mode. Before fully entering sleep mode, there is a short delay while the regulator decoupling and storage capacitors discharge. This typically takes a few milliseconds, depending on the application conditions and component values.

During sleep mode, current consumption from the VBB supply is reduced to a minimal level. In addition, latched faults and the corresponding fault flags are cleared. When the A3921 is coming out of sleep mode, the protection logic ensures that the gate drive outputs are off until the charge pump reaches its correct operating condition. The charge pump stabilizes in approximately 3 ms under nominal conditions.

RESET can be used also to clear latched fault flags without entering sleep mode. To do so, hold RESET low for less than the reset pulse time, t_{RES} . This clears any latched fault that disables the outputs, such as short circuit detection or bootstrap capacitor undervoltage.

Note that the A3921 can be configured to start without any external logic input. To do so, pull up the RESET pin to V_{BB} by means of an external resistor. The resistor value should be between 20 and 33 k Ω .

Coast and Brake States

To put the power bridge into a coast state, that is all power bridge MOSFETs switched off, the two PWM inputs, PWMH and PWML, must be held low and at the same time SR must be held low. This forces all gate drive outputs low.

Braking is achieved by forcing the power bridge to apply a short across the load, allowing the back EMF of the load to generate a braking torque.

Several brake states are possible using combinations of inputs on PWMH, PWML, and SR. For example, holding PWML and SR high, while PWMH is low, turns on both low-side FETs to short the load. The shorting path is always present and provides braking in both directions of motor rotation. Another example is holding SR low, when PWML is high and PWMH is low, making only one low-side FET active, and the braking current flow through the body diode of the opposite low-side FET. This provides braking in only one direction, because the diode does not permit the braking current to flow if the motor is reversed. Also, the braking current can be made to circulate around the high-side switches by swapping PWMH and PWML.

Diagnostics

Several diagnostic features are integrated into the A3921 to provide indication of fault conditions and, if required, take action to prevent permanent damage. In addition to system-wide faults such as undervoltage and overtemperature, the A3921 integrates individual drain-source monitors for each external FET, to provide short circuit detection.

DIAGNOSTIC MANAGEMENT PINS

VDSTH Pin

Faults on the external FETs are determined by measuring the drain-source voltage, V_{DS} , of each active FET and comparing it to the threshold voltage applied to the VDSTH input, V_{DSTH} . To avoid false fault detection during switching transients, the comparison is delayed by an internal blanking timer. If the voltage applied to the VDSTH pin is greater than the disable threshold voltage, V_{DSDIS} , then FET short circuit detection is disabled.

VDRAIN Pin

This is a low current sense input from the top of the external FET bridge. This input allows accurate measurement of the voltage at the drain of the high-side FETs. It should be connected directly to the common connection point for the drains of the power bridge FETs at the positive supply connection point. The input current

to the VDRAIN pin is proportional to the voltage on the VDSTH pin and can be approximated by:

$$I_{VDRAIN} = 72 \times V_{DSTH} + 52 ,$$

where I_{VDRAIN} is the current into the VDRAIN pin, in μA , and V_{DSTH} is the voltage on the VDSTH pin, in V.

FF1 and FF2 Pins

These are open drain output fault flags, which indicate fault conditions by their state, as shown in table 3. In the event that two or more faults are detected simultaneously, the state of the fault flags will be determined by a logical OR of the flag states for all detected faults.

Table 3. Fault Definitions

Flag State		Fault Description	Disable Outputs*	Fault Latched
FF1	FF2			
Low	Low	No fault	No	–
Low	High	Short-to-ground	Yes	Yes
Low	High	Short-to-supply	Yes	Yes
Low	High	Shorted load	Yes	Yes
High	Low	Overtemperature	No	No
High	High	V5 undervoltage	Yes	No
High	High	VREG undervoltage	Yes	No
High	High	Bootstrap undervoltage	Yes	Yes

*Yes indicates all gate drives low, and all FETs off.

FAULT STATES

Overtemperature

If the junction temperature exceeds the overtemperature threshold, typically $165^{\circ}C$, the A3921 will enter the overtemperature fault state and FF1 will go high. The overtemperature fault state, and FF1, will only be cleared when the temperature drops below the recovery level defined by $T_{JF} - T_{JFhys}$.

No circuitry will be disabled. External control circuits must take action to limit the power dissipation in some way so as to prevent overtemperature damage to the A3921 chip and unpredictable device operation.

VREG Undervoltage

VREG supplies the low-side gate driver and the bootstrap charge current. It is critical to ensure that the voltages are sufficiently high before enabling any of the outputs. If the voltage at VREG, V_{REG} , drops below the falling VREG undervoltage lockout

threshold, $V_{REGU\text{Voff}}$, then the A3921 will enter the VREG undervoltage fault state. In this fault state, both FF1 and FF2 will be high, and the outputs will be disabled. The VREG undervoltage fault state and the fault flags will be cleared when V_{REG} rises above the rising VREG undervoltage lockout threshold, $V_{REGU\text{Von}}$.

The VREG undervoltage monitor circuit is active during power-up, and the A3921 remains in the VREG undervoltage fault state until V_{REG} is greater than the rising VREG undervoltage lockout threshold, $V_{REGU\text{Von}}$.

Bootstrap Capacitor Undervoltage

The A3921 monitors the voltage across the individual bootstrap capacitors to ensure they have sufficient charge to supply the current pulse for the high-side drive. Before a high-side drive can be turned on, the voltage across the associated bootstrap capacitor must be higher than the turn-on voltage limit. If this is not the case, then the A3921 will start a bootstrap charge cycle by activating the complementary low-side drive. Under normal circumstances, this will charge the bootstrap capacitor above the turn-on voltage in a few microseconds and the high-side drive will then be enabled.

The bootstrap voltage monitor remains active while the high-side drive is active and, if the voltage drops below the turn-off voltage, a charge cycle is initiated.

In either case, if there is a fault that prevents the bootstrap capacitor charging, then the charge cycle will timeout, the fault flags (indicating an undervoltage) will be set, and the outputs will be disabled. The bootstrap undervoltage fault state remains latched until RESET is set low.

V5 Undervoltage

The output of the logic supply regulator voltage at V5 is monitored to ensure correct logical operation. If the voltage at V5, V_5 , drops below the falling V5 undervoltage lockout threshold, $V_{5U\text{Voff}}$, then the A3921 will enter the V5 undervoltage fault state. In this fault state, both FF1 and FF2 will be high, and the outputs will be disabled. In addition, because the state of other reported faults cannot be guaranteed, all fault states and fault flags are reset and replaced by the fault flags corresponding to a V5 undervoltage fault state. For example, a V5 undervoltage will reset an existing short circuit fault condition and replace it with a V5 undervoltage fault. The V5 undervoltage fault state and the fault flags will be cleared when V5 rises above the rising V5 undervoltage lockout threshold defined by $V_{5U\text{Voff}} + V_{5U\text{Vhys}}$.

The V5 undervoltage monitor circuit is active during power-up, and the A3921 remains in the V5 undervoltage fault state until V5 is greater than the rising VREG undervoltage lockout threshold, $V_{5UVoff} + V_{5UVhys}$.

Short Fault Operation

Shorts in the power bridge are determined by monitoring the drain-source voltage, V_{DS} , of each active FET and comparing it to the fault threshold voltage at the VDSTH pin. Because power MOSFETs take a finite time to reach the rated on-resistance, the measured drain-source voltages will show a fault as the phase switches. To avoid such false short fault detections, the output from the comparators are ignored under two conditions:

- while the external FET is off, and
- until the end of the period, referred to as the fault blank time, after the FET is turned on.

When the FET is turned on, if the drain-source voltage exceeds the voltage at the VDSTH pin at any time after the fault blank time, then a short fault will be detected. This fault will be latched and the FET disabled until reset.

In applications where short detection is not required, this feature may be disabled by connecting VDSTH to V5 or by applying a voltage greater than the disable threshold voltage, V_{DSDIS} . This completely disables the V_{DS} monitor circuits, preventing detection of short faults and any indication of short faults by the fault flags. In this condition the external FETs will not be protected by the A3921.

Short to Supply

When V_{DSTH} is less than the disable threshold voltage, V_{DSDIS} , a short from any of the motor phase connections to the battery or VBB connection is detected by monitoring the voltage across the low-side FETs in each phase, using the appropriate Sx pin and the LSS pin. This drain-source voltage, V_{DS} , is continuously compared to the voltage on the VDSTH pin. The result of this comparison is ignored if the FET is not active. It also is ignored for one fault blank time interval after the FET is turned on. If, when the comparator is not being ignored, its output indicates that V_{DS} exceeds the voltage at the VDSTH pin, then FF2 will be high.

Short to Ground

When VDSTH is less than the disable threshold voltage, V_{DSDIS} , a short from any of the motor phase connections to ground is detected by monitoring the voltage across the high-side FETs in each phase, using the appropriate Sx pin and the voltage at VDRAIN. This drain-source voltage, V_{DS} , is continuously compared to the voltage on the VDSTH pin. The result of this comparison is ignored if the FET is not active. It also is ignored for one fault blank time interval after the FET is turned on. If, when the comparator is not being ignored, its output indicates that V_{DS} exceeds the voltage at the VDSTH pin, FF2 will be high.

Shorted Load

The short-to-ground and short-to-supply monitor circuits will also detect a short across a motor phase winding. In most cases, a shorted winding will be indicated by a high-side and low-side fault being detected at the same time. In some cases the relative impedances may permit only one of the shorts to be detected.

APPLICATIONS INFORMATION

Power Bridge Management Using PWM Control

The A3921 provides two PWM control signals, a phase control for current direction, and the ability to enable or disable synchronous rectification. This allows a wide variety of full bridge control schemes to be implemented. The six basic schemes are shown in table 2 and described further below.

SLOW DECAY

Slow decay is the simplest and most common control configuration. Figure 1A shows the path of the bridge and load current when a PWM signal is applied to PWMH, with PWML and PHASE tied high, and SR low.


In this case the high-side MOSFETs are switched off during the current decay time (PWM off-time) and load current recirculates through the low-side MOSFETs. This is commonly referred to as high-side chopping or high-side PWM. The recirculating current flows through the body diode of the low-side MOSFET, which is complementary to the high-side MOSFET being switched off. Improved efficiency can be achieved by turning on the complementary MOSFETs during the PWM off-time to short the reverse diode and provide synchronous rectification. This can be easily achieved by taking SR high as shown in figure 1B.

By applying the PWM signal to the PWML pin instead of the PWMH pin, the low-side MOSFET is turned off during the PWM off-time and the load current recirculates through the high-side MOSFETs as in figure 1C.


In the three slow decay configurations shown, the direction of the average current in the load can be reversed by simply applying a low level to the PHASE pin. Referring to the slow decay entries in table 2, when PHASE is high the average current flows from the phase A connection (SA) to the phase B connection (SB). When PHASE is low the direction is from B to A.

Fast Decay While slow decay usually provides sufficient control over the load current for most simple control systems, it is possible that current control stability can be affected by, for example, the back EMF of the load. In these cases, typically actuator positioning or servo control systems, it may be necessary to use fast decay to provide continuous control over the load current. The A3921 can be configured to provide fast decay using either diode recirculation or synchronous rectification.


Fast decay with diode recirculation is achieved by applying a PWM signal at the same time to both PWM inputs, PWMH and



(A) Slow decay, diode recirculation, high-side PWM



(B) Slow decay, SR active, high-side PWM



(C) Slow decay, SR active, low-side PWM

Figure 1: Slow Decay Power Bridge Current Paths

PWML, with SR disabled (figure 2A). Because current recirculation is through the body diodes of the MOSFETs, the average load current cannot be negative so, as for the slow decay schemes, the PHASE input is still required to reverse the load current.


Although fast decay with diode rectification provides a higher degree of current control than slow decay schemes, it still may not provide sufficient control for servo systems where full four-quadrant control is required. This is only possible using fast decay with synchronous rectification. By applying the PWM signal to the PHASE input, and holding PWMH and PWML and SR high (figure 2B), the load current can be controlled in both directions with a single PWM signal. Because all four MOSFETs in the bridge change state, the supply can be directly applied to the load in either direction. The effect is: when the PWM duty cycle is less than 50%, the average current flows from B to A; when greater than 50%, the average current flows from A to B; and when at 50%, the average current is zero. This allows the load current to be independent of any back EMF voltage generated, for example by a rotating motor, and effectively allowing the applied torque to work with or against a motor in either direction.

SYNCHRONOUS RECTIFICATION


Synchronous rectification is used to reduce power dissipation in the external MOSFETs. As described above, the A3921 can be instructed to turn on the appropriate low-side and high-side driver during the load current recirculation PWM off-cycle. During the decay time, synchronous rectification allows current to flow through the selected MOSFET, rather than through the source-drain body diode. The body diodes of the recirculating power MOSFETs will conduct only during the dead time that occurs at each PWM transition.

Dead Time

To prevent cross-conduction (shoot through) in any phase of the power FET bridge, it is necessary to have a dead time delay, t_{DEAD} , between a high-side or low-side turn-off and the next complementary turn-on event. The potential for cross-conduction occurs when any complementary high-side and low-side pair of FETs are switched at the same time; for example, when using synchronous rectification or after a bootstrap capacitor charging cycle. In the A3921, the dead time for both phases is set by a single dead-time resistor, R_{DEAD} , between the RDEAD and AGND pins.



(A) Fast Decay, Diode Rectification



(B) Fast decay, SR active, full four-quadrant control

Figure 2: Fast Decay Power Bridge Current Paths




Figure 3: Dead Time versus R_{DEAD} , (full range)

For R_{DEAD} values between 3 k Ω and 240 k Ω , at 25°C the nominal value of t_{DEAD} in ns can be approximated by:

$$t_{DEAD(nom)} = 50 + \frac{7200}{1.2 + (200 / R_{DEAD})} \quad (1)$$

where R_{DEAD} is in k Ω . Greatest accuracy is obtained for values of R_{DEAD} between 6 and 60 k Ω , which are shown in figure 3.

The I_{DEAD} current can be estimated by:

$$I_{DEAD} = \frac{1.2}{R_{DEAD}} \quad (2)$$

The maximum dead time, 6 μ s typical, can be set by connecting the RDEAD pin directly to the V5 pin.

The choice of power FET and external series gate resistance determine the selection of the dead-time resistor, R_{DEAD} . The dead time should be long enough to ensure that one FET in a phase has stopped conducting before the complementary FET starts conducting. This should also take into account the tolerance and variation of the FET gate capacitance, the series gate resistance, and the on-resistance of the A3921 internal drives.

Dead time will be present only if the on-command for one FET occurs within t_{DEAD} after the off-command for its complementary FET. In the case where one side of a phase drive is permanently off, for example when using diode rectification with slow decay, then the dead time will not occur. In this case the gate drive will turn on within the specified propagation delay after the corresponding phase input goes high. (Refer to the Gate Drive Timing diagrams.)

Fault Blank Time

To avoid false short fault detection, the output from the V_{DS} monitor for any FET is ignored when that FET is off and for a period of time after it is turned on. This period of time is the fault blank time. Its length is the dead time, t_{DEAD} , plus an additional period of time that compensates for the delay in the V_{DS} monitors. This additional delay is typically 300 to 600 ns.

Braking

The A3921 can be used to perform dynamic braking either by forcing all low-side FETs on and all high-side FETs off (SR=1, PWMH=0, and PWML=1) or conversely by forcing all low-side FETs off and all high-side FETs on (SR=1, PWMH=1, and PWML=0). This effectively short-circuits the back EMF of the motor, creating a braking torque.

During braking, the load current can be approximated by:

$$I_{BRAKE} = \frac{V_{BEMF}}{R_L} \quad (3)$$

where V_{BEMF} is the voltage generated by the motor and R_L is the resistance of the phase winding.

Care must be taken during braking to ensure that maximum ratings of the power FETs are not exceeded. Dynamic braking is equivalent to slow decay with synchronous rectification.

Bootstrap Capacitor Selection

The bootstrap capacitors, C_{BOOTx} , must be correctly selected to ensure proper operation of the A3921. If the capacitances are too high, time will be wasted charging the capacitor, resulting in a limit on the maximum duty cycle and the PWM frequency. If the capacitances are too low, there can be a large voltage drop at the time the charge is transferred from C_{BOOTx} to the FET gate, due to charge sharing.

To keep this voltage drop small, the charge in the bootstrap capacitor, Q_{BOOT} , should be much larger than the charge required by the gate of the FET, Q_{GATE} . A factor of 20 is a reasonable value, and the following formula can be used to calculate the value for C_{BOOT} :

$$Q_{BOOT} = C_{BOOT} \times V_{BOOT} = Q_{GATE} \times 20 \quad ,$$

therefore:

$$C_{BOOT} = \frac{Q_{GATE} \times 20}{V_{BOOT}} \quad (4)$$

where V_{BOOT} is the voltage across the bootstrap capacitor.

The voltage drop across the bootstrap capacitor as the FET is being turned on, ΔV , can be approximated by:

$$\Delta V \approx \frac{Q_{GATE}}{C_{BOOT}} \quad (5)$$

So, for a factor of 20, ΔV would be approximately 5% of V_{BOOT} .

The maximum voltage across the bootstrap capacitor under normal operating conditions is $V_{REG(max)}$. However, in some circumstances the voltage may transiently reach 18 V, the clamp voltage of the Zener diodes between the Cx and Sx pins. In most applications, with a good ceramic capacitor the working voltage can be limited to 16 V.

Bootstrap Charging

It is good practice to ensure the high-side bootstrap capacitor is completely charged before a high-side PWM cycle is requested. The time required to charge the capacitor, t_{CHARGE} (μs), is approximated by:

$$t_{\text{CHARGE}} = \frac{C_{\text{BOOT}} \times \Delta V}{100} \quad (6)$$

where C_{BOOT} is the value of the bootstrap capacitor, in nF, and ΔV is the required voltage of the bootstrap capacitor.

At power-up and when the drives have been disabled for a long time, the bootstrap capacitor can be completely discharged. In this case ΔV can be considered to be the full high-side drive voltage, 12 V. Otherwise, ΔV is the amount of voltage dropped during the charge transfer, which should be 400 mV or less. The capacitor is charged whenever the Sx pin is pulled low and current flows from VREG through the internal bootstrap diode circuit to C_{BOOT} .

Bootstrap Charge Management

The A3921 provides automatic bootstrap capacitor charge management. The bootstrap capacitor voltage for each phase is continuously checked to ensure that it is above the bootstrap under-voltage threshold, V_{BOOTUV} . If the bootstrap capacitor voltage drops below this threshold, the A3921 will turn on the necessary low-side FET, and continue charging until the bootstrap capacitor exceeds the undervoltage threshold plus the hysteresis, $V_{\text{BOOTUV}} + V_{\text{BOOTUVhys}}$. The minimum charge time is typically 7 μs , but may be longer for very large values of bootstrap capacitor (>1000 nF). If the bootstrap capacitor voltage does not reach the threshold within approximately 200 μs , an undervoltage fault will be flagged.

VREG Capacitor Selection

The internal reference, VREG, supplies current for the low-side gate drive circuits and the charging current for the bootstrap capacitors. When a low-side FET is turned on, the gate-drive circuit will provide the high transient current to the gate that is necessary to turn on the FET quickly. This current, which can be several hundred milliamperes, cannot be provided directly by the limited output of the VREG regulator, and must be supplied by an external capacitor connected to VREG.

The turn-on current for the high-side FET is similar in value to that for the low-side FET, but is mainly supplied by the bootstrap capacitor. However the bootstrap capacitor must then be recharged from the VREG regulator output. Unfortunately the

bootstrap recharge can occur a very short time after the low-side turn-on occurs. This requires that the value of the capacitor connected between VREG and AGND should be high enough to minimize the transient voltage drop on VREG for the combination of a low-side FET turn-on and a bootstrap capacitor recharge. A value of $20 \times C_{\text{BOOT}}$ is a reasonable value. The maximum working voltage will never exceed V_{REG} , so the capacitor can be rated as low as 15 V. This capacitor should be placed as close as possible to the VREG pin.

Supply Decoupling

Because this is a switching circuit, there are current spikes from all supplies at the switching points. As with all such circuits, the power supply connections should be decoupled with a ceramic capacitor, typically 100 nF, between the supply pin and ground. These capacitors should be connected as close as possible to the device supply pins VBB and V5, and the ground pin, GND.

Power Dissipation

In applications where a high ambient temperature is expected, the on-chip power dissipation may become a critical factor. Careful attention should be paid to ensure the operating conditions allow the A3921 to remain in a safe range of junction temperature.

The power consumed by the A3921, P_{D} , can be estimated by:

$$P_{\text{D}} = P_{\text{BIAS}} + P_{\text{CPUMP}} + P_{\text{SWITCHING}} \quad (7)$$

given:

$$P_{\text{BIAS}} = V_{\text{BB}} \times I_{\text{BB}} \quad (8)$$

$$P_{\text{CPUMP}} = [(2 \times V_{\text{BB}}) - V_{\text{REG}}] \times I_{\text{AV}} \quad , \text{ for } V_{\text{BB}} < 15 \text{ V},$$

or

$$= [V_{\text{BB}} - V_{\text{REG}}] \times I_{\text{AV}} \quad , \text{ for } V_{\text{BB}} \geq 15 \text{ V}, \quad (9)$$

$$P_{\text{SWITCHING}} = Q_{\text{GATE}} \times V_{\text{REG}} \times N \times f_{\text{PWM}} \times \text{Ratio} \quad (10)$$

where:

$$I_{\text{AV}} = Q_{\text{GATE}} \times N \times f_{\text{PWM}} \quad ,$$

N is the number of FETs switching during a PWM cycle, and

$$\text{Ratio} = \frac{10}{R_{\text{GATE}} + 10} \quad .$$

N=1 for slow decay with diode recirculation, N=2 for slow decay with synchronous rectification or for fast decay with diode recirculation, and N=4 for fast decay with synchronous rectification.

Layout Recommendations

Careful consideration must be given to PCB layout when designing high frequency, fast switching, high current circuits. The following are recommendations regarding some of these considerations:

- The A3921 ground, GND, and the high-current return of the external FETs should return separately to the negative side of the motor supply filtering capacitor. This will minimize the effect of switching noise on the device logic and analog reference.
- The exposed thermal pad should be connected to the GND pin and may form part of the Controller Supply ground (see Figure 4).
- Minimize stray inductance by using short, wide copper traces at the drain and source terminals of all power FETs. This includes motor lead connections, the input power bus, and the common source of the low-side power FETs. This will minimize voltages induced by fast switching of large load currents.
- Consider the use of small (100 nF) ceramic decoupling capacitors across the sources and drains of the power FETs to limit fast transient voltage spikes caused by the inductance of the circuit trace.
- Keep the gate discharge return connections Sx and LSS as short as possible. Any inductance on these traces will cause negative transitions on the corresponding A3921 pins, which may exceed the absolute maximum ratings. If this is likely, consider the use of clamping diodes to limit the negative excursion on these pins with respect to GND.
- Sensitive connections such as RDEAD and VDSTH, which have very little ground current, should be connected to the Quiet ground (refer to Figure 4), which is connected independently, closest to the GND pin. These sensitive components should never be connected directly to the supply common or to a common ground plane. They must be referenced directly to the GND pin.
- The supply decoupling for VBB, VREG, and V5 should be connected to the Controller Supply ground, which is independently connected close to the GND pin. The decoupling capacitors should also be connected as close as practicable to the relevant supply pin.
- If layout space is limited, then the Quiet and Controller Supply grounds may be combined. In this case, ensure that the ground return of the dead time resistor is close to the GND pin.
- Check the peak voltage excursion of the transients on the LSS pin with reference to the GND pin, using a close grounded (tip and barrel) probe. If the voltage at LSS exceeds the absolute maximum shown in this datasheet, add either or both of additional clamping and capacitance between the LSS pin and the GND pin, as shown in Figure 4.
- Gate charge drive paths and gate discharge return paths may carry a large transient current pulse. Therefore, the traces from GHx, GLx, Sx, and LSS should be as short as possible to reduce the circuit trace inductance.
- Provide an independent connection from LSS to the common point of the power bridge. It is not recommended to connect LSS directly to the GND pin, as this may inject noise into sensitive functions such as the timer for dead time.
- A low-cost diode can be placed in the connection to VBB to provide reverse battery protection. In reverse battery conditions, it is possible to use the body diodes of the power FETs to clamp the reverse voltage to approximately 4 V. In this case, the additional diode in the VBB connection will prevent damage to the A3921 and the VDRAIN input will survive the reverse voltage.

Note that the above are only recommendations. Each application is different and may encounter different sensitivities. A driver running a few amps will be less susceptible than one running with 150 A, and each design should be tested at the maximum current to ensure any parasitic effects are eliminated.




Figure 4: Supply Routing Suggestions




Figure 5: Input and Output Structures

PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use
 (Reference Allegro DWG-0000379, Rev. 3 and JEDEC MO-153AET)
 Dimensions in millimeters – NOT TO SCALE
 Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
 Exact case and lead configuration at supplier discretion within limits shown




Figure 7: Package LP 28-Pin TSSOP with Exposed Thermal Pad

REVISION HISTORY

Number	Date	Description
1	August 19, 2014	Added AEC-Q100 qualification and reformatted datasheet
2	April 10, 2019	Minor editorial updates
3	April 13, 2022	Updated package drawing (page 20) and minor editorial updates

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com