

D8748H, D8749H

HMOS-E Single-Component 8-Bit Microcontroller

The Intel D8749H/D8748H are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS-E process.

The family contains 27 I/O lines, an 8-bit timer/counter, on-chip RAM and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS-80/MCS-85 peripherals.

These microcomputers are designed to be efficient as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

D8748H/D8749H HMOS-E SINGLE-COMPONENT 8-BIT MICROCONTROLLER

- High Performance HMOS-E
- Interval Timer/Event Counter
- Two Single Level Interrupts
- Single 5-Volt Supply
- Over 96 Instructions; 90% Single Byte
- Compatible with 8080/8085 Peripherals
- Easily Expandable Memory and I/O
- Up to 1.35 µs Instruction Cycle; All Instructions 1 or 2 Cycles

The Intel D8749H/D8748H are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS-E process.

The family contains 27 I/O lines, an 8-bit timer/counter, on-chip RAM and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS®-80/MCS®-85 peripherals.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

Device	Internal	lemory
D8749H	2K x 8 EPROM	128 x 8 RAM
D8748H	1K x 8 EPROM	64 x 8 RAM




Figure 1. Block Diagram





Figure 2. Logic Symbol

> September 1992 Order Number: 210983-004



1

Figure 3. Pin Configuration

Table 1. Pin Description (40-Pin DIP)

Symbol	Pin No.	Function
V _{SS}	20	Circuit GND potential.
V _{DD}	26	+ 5V during normal operation.
		Programming power supply (+21V).
V _{CC}	40	Main power supply; + 5V during operation and programming.
PROG	25	Output strobe for 8243 I/O expander.
		Program pulse (+18V) input pin during programming.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.
P20-P23	21-24	8-bit quasi-bidirectional port. P20–P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.
P24-P27 Port 2	35-38	
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
то	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CKL instruction.
		Used during programming.
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)

int_{el}.

Table 1. Pin Description (40-Pin DIP) (Continued) Function Symbol Pin No. RESET 4 Input which is used to initialize the processor. (Active low) (Non TTL V_{IH}) Used during programming. WR 10 Output strobe during a bus write. (Active low) Used as write strobe to external data memory. Address latch enable. This signal occurs once during each cycle and is useful as a clock output ALE 11

		The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low.)
SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction.
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high.)
		Used during (18V) programming.
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V_{IH} .)
XTAL2	3	Other side of crystal input.

Table 2. Instruction Set

Description

Increment A

Decrement A

Complement A

Decimal adjust A

Swap nibbles of

Rotate A left

through carry **Rotate A right**

Rotate A right

through carry

Input port to A

Output A to port

And immediate

Output A to BUS

And immediate

Or immediate to

to port Or immediate to

BUS Input expander

port Input BUS to A

A Rotate A left Bytes

1

1

1

1

1

1

1

1

1

1

1

1

2

2

1

1

2

2

1

Cycles

1

1

1

1

1

1

1

1

1

1

2

2

2

2

2

2

2

2

2

Mnemonic ACCUMULATOR	Description	Bytes	Cycles	Mnemonic ACCUMULATOR	Descriptio
ADD A. R	Add register to A	1	1	INCA	Increment
ADD A,@R	Add data	1	1	DEC A	Decrement
	memory to A			CLR A	Clear A
ADD A, #data	Add immediate	2	2	CPL A	Compleme
	to A			DAA	Decimal ad
ADDC A, R	Add register with carry	1	1	SWAP A	Swap nibbl A
ADDC A, @R	Add data	1	1	RLA	Rotate A le
	memory with			RLC A	Rotate A le
	carry				through car
ADDC A. #data	Add immediate	2	2	RR A	Rotate A rig
	with carry	10.	- 1	RRC A	Rotate A rig
ANL A, R	And register to A	1	1		through car
ANL A, @R	And data	1	1		
	memory to A			INPUT/OUTPUT	
ANL A, #data	And immediate	2	2	IN A, P	Input port t
	to A			OUTL P, A	Output A to
ORL A. R	Or register to A	1	1	ANL P, #data	And immed
ORLA, @R	Or data memory	1	1	200220000 000 00	to port
	to A			ORL P, #data	Or immedia
ORLA, #data	Or immediate to	2	2		port
	A			INS A, BUS	Input BUS
XRL A, R	Exclusive or	1	1	OUTL BUS, A	Output A to
	register to A		· · · · ·	ANL BUS, #data	And immed
XRL A. @R	Exclusive or	1	1		to BUS
Ane A, en	data memory to	ं		ORL BUS, # data	Or immedia
	A				BUS
XRL A, #data	Exclusive or	2	2	MOVD A, P	Input expan
Alle A, # Jaid	immediate to A	-	-	101121212121240499	port to A

,

D8748H/D8749H

Table 2. Instruction Set (Continued)

Mnemonic INPUT/OUTPU	Description T (Continued)	Bytes	Cycles	Mnemonic DATA MOVES (Con
MOVD P, A	Output A to	1	2	MOV R, A
	expander port		-	MOV @R. A
ANLD P, A	And A to expander	1	2	
	port			MOV R, #data
ORLD P, A	Or A to expander	1	2	
	port			MOV @R, #data M
REGISTERS				.
INC R	Increment register	1	1	MOV A, PSW
INC @R	Increment data	1	1	MOV PSW, A
	memory	•		XCHA, R E
DEC R	Decrement register	1	1	VOUL OD I
BRANCH			,	XCH A, @R E
JMP addr	Jump unconditional	2	2	
JMPP @A	Jump indirect	1	2	XCHD A, @R E
DJNZ R, addr	Decrement register	2	2	MOVX A, @R
	and skip	4	2	MOVXA,@R M
JC addr	Jump on carry $= 1$	2	2	MOVX @R, A
JNC addr	Jump on carry $= 0$	2	2	
JZ addr	Jump on A zero	2	2	MOVPA, @A
JNZ addr	Jump on A not zero	2	2	
JT0 addr	Jump on $T0 = 1$	2	2	MOVP3 A, @A
JNT0 addr	Jump on $T0 = 0$	2	2	p
JT1 addr	Jump on $T1 = 1$	2	2	
JNT1 addr	Jump on $T1 = 0$	2	2	TIMER/COUNTER
JF0 addr	Jump on $F0 = 1$	2	2	MOVA, T F
JF1 addr	Jump on $F1 = 1$	2	2	ti
JTF addr	Jump on timer flag	2	2	MOVT, A L
JNI addr	Jump on INT = 0	2	2	ti STRTT S
JBb addr	Jump on	2	2	STRT CNT S
	accumulator bit			STOP TONT S
				EN TONTI E
SUBROUTINE				
CALL addr	Jump to subroutine	2	2	DIS TCNTI D
RET	Return	1	2	0
RETR	Return and restore	1	2	
	status			CONTROL
				ENI E
FLAGS				in Digi
CLR C	Clear carry	1	1	DISI
CPL C	Complement carry	1	1	in SEL RBO S
CLR F0	Clear flag 0	1	1	
CPL F0	Complement flag 0	1	1	SEL RB1 S
CLR F1	Clear flag 1	1	1	b
CPL F1	Complement flag 1	1	1	SEL MBO S
DATA MOVES				bill bill bill bill bill bill bill bill
MOV A, R	Move register to A	1	1	SEL MB1 S
MOV A, @R	Move data memory	1	1	b
	to A			ENTO CLK E
MOV A, #data	Move immediate	2	2	0
	to A			NOP N

Mnemonic DATA MOVES (C	Description	Bytes	Cycles
MOV R, A	Move A to register		
MOV @R, A	Move A to register	1	1
MOV en, A	Move A to data memory	1	1
MOV R, #data	Move immediate to register	2	2
MOV @R, #data		2	2
	data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and	1	1
-	register		•
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble	1	1
	of A and register		'
MOVX A, @R	Move external	1	2
	data memory to A		
MOVX @R, A	Move A to external	1	2
	data memory		
MOVP A, @A	Move to A from	1	2
	current page		-
MOVP3 A, @A	Move to A from	1	2
MOVESA, CA		1	2
	page 3		
TIMER/COUNTE	D		
MOV A, T	Read	1	1
	timer/counter		1
MOV T, A	Load	1	1
	timer/counter		
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TONT	Stop timer/counter	1	
EN TONTI			1
ENTONII	Enable timer/	1	1
	counter interrupt		
DIS TCNTI	Disable timer/	1	1
	counter interrupt		
CONTROL			
ENI	Enable external	1	1
	interrupt		
DISI	Disable external	1	1
			'
	interrupt Select secietor		.
SEL RB0	Select register	1	1
	bank 0		
SEL RB1	Select register	1	1
	bank 1		
SEL MB0	Select memory	1	1
	bank 0		
SEL MB1			.
	Select memory	1	1
	bank 1		
ENTO CLK	Enable clock	1	1
	output on T0		
NOP	No operation	1	1
	,		

1

intel

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias $\dots 0^{\circ}$ C to $+ 70^{\circ}$ C Storage Temperature $\dots - 65^{\circ}$ C to $+ 150^{\circ}$ C Voltage On Any Pin With Respect

 NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

•			Limits				Deviles
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	Device
VIL	Input Low Voltage (All Except RESET, X1, X2)	-0.5		0.8	V		All
V _{IL1}	Input Low Voltage (RESET, X1, X2)	-0.5		0.6	V		All
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET	2.0		Vcc	V		All
V _{IH1}	Input High Voltage (X1, X2, RESET)	3.8		V _{CC}	V		Ali
V _{OL}	Output Low Voltage (BUS)			0.45	V	$l_{OL} = 2.0 \text{ mA}$	All
V _{OL1}	Output Low Voltage (RD, WR, PSEN, ALE)			0.45	V	I _{OL} = 1.8 mA	All
V _{OL2}	Output Low Voltage (PROG)			0.45	V	I _{OL} = 1.0 mA	All
V _{OL3}	Output Low Voltage (All Other Outputs)			0.45	V	I _{OL} = 1.6 mA	All
VOH	Output High Voltage (BUS)	2.4			V	$I_{OH} = -400 \ \mu A$	All
V _{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	$I_{OH} = -100 \mu A$	All
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -40 \ \mu A$	All
I _{L1}	Leakage Current (T1, INT)			±10	μΑ	$V_{SS} \le V_{IN} \le V_{CC}$	All
I _{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, SS)			- 500	μA	$V_{\text{SS}} + 0.45 \le V_{\text{IN}} \le V_{\text{CC}}$	All
I _{LI2}	Input Leakage Current RESET	- 10		-300	μA	$V_{SS} \le V_{IN} \le 3.8V$	All
ILO	Leakage Current (BUS, T0) (High Impedance State)			±10	μΑ	$V_{SS} \le V_{IN} \le V_{CC}$	All
IDD + ICC	Total Supply Current*		80	100	mA		8748⊦
			95	110	mA		8749⊦

DC CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

NOTE:

*I_{CC} + I_{DD} is measured with all outputs disconnected; SS, RESET, and INT equal to V_{CC}; EA equal to V_{SS}.

D8748H/D8749H

1

Symbol	Parameter	f(t)	11	MHz		Conditions (Note 1)
Cymbol	Farameter	(Note 3)	Min	Max	Unit	
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)
t _{LL}	ALE Pulse Width	3.5t - 170	150		ns	
t _{AL}	Addr Setup to ALE	2t - 110	70		ns	(Note 2)
t _{LA}	Addr Hold from ALE	t - 40	50		ns	
tcc1	Control Pulse Width (RD, WR)	7.5t - 200	480		ns	
tcc2	Control Pulse Width (PSEN)	6t - 200	350		ns	
t _{DW}	Data Setup before WR	6.5t - 200	390		ns	
twp	Data Hold after WR	t - 50	40		ns	
t _{DR}	Data Hold (RD, PSEN)	1.5t - 30	0	110	ns	
t _{RD1}	RD to Data In	6t - 170		375	ns	
t _{RD2}	PSEN to Data In	4.5t - 170		240	ns	
t _{AW}	Addr Setup to WR	5t - 150	300		ns	
t _{AD1}	Addr Setup to Data (RD)	10.5t - 220		730	ns	
t _{AD2}	Addr Setup to Data (PSEN)	7.5t - 200		460	ns	
t _{AFC1}	Addr Float to RD, WR	2t - 40	140		ns	(Note 2)
t _{AFC2}	Addr Float to PSEN	0.5t - 40	10		ns	(Note 2)
tLAFC1	ALE to Control (RD, WR)	3t - 75	200		ns	
tLAFC2	ALE to Control (PSEN)	1.5t - 75	60	-	ns	
t _{CA1}	Control to ALE (RD, WR, PROG)	t - 65	25		ns	
t _{CA2}	Control to ALE (PSEN)	4t - 70	290		ns	
t _{CP}	Port Control Setup to PROG	1.5t - 80	50		ns	
t _{PC}	Port Control Hold to PROG	4t - 260	100		ns	
tPR	PROG to P2 Input Valid	8.5t - 120		650	ns	
t _{PF}	Input Data Hold from PROG	1.5t	0	140	ns	
t _{DP}	Output Data Setup	6t - 290	250		ns	
t _{PD}	Output Data Hold	1.5t - 90	40		ns	
tpp	PROG Pulse Width	10.5t - 250	700		ns	
t _{PL}	Port 2 I/O Setup to ALE	4t - 200	160		ns	
t _{LP}	Port 2 I/O Hold to ALE	0.5t - 30	15		ns	
t _{PV}	Port Output from ALE	4.5t + 100		510	ns	
toprr	T0 Rep Rate	3t	270		ns	
tcy	Cycle Time	15t	1.36	15.0	μs	


AC CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

NOTES: 1. Control outputs CL = 80 pF; BUS outputs CL = 150 pF. 2. BUS High Impedance Load 20 pF. 3. f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.


int_{el}.

WAVEFORMS


INSTRUCTION FETCH FROM PROGRAM MEMORY




READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL DATA MEMORY




INPUT AND OUTPUT FOR AC TESTS




D8748H/D8749H


PORT 1/PORT 2 TIMING



CRYSTAL OSCILLATOR MODE




CERAMIC RESONATOR MODE



1-47

DRIVING FROM EXTERNAL SOURCE



PROGRAMMING, VERIFYING AND ERASING THE 8749H (8748H) EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (3 to 4.0 MHz)
XTAL 2	
RESET	Initialization and Address Latching
TEST 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20-P22	Address Input
VDD	Programming Power Supply
PROG	Program Pulse Input

WARNING

An attempt to program a missocketed 8749H (8748H) will result in severe damage to the part. An indication of a property socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

INTA

The Program/Verify sequence is:

- V_{DD} = 5V, Clock applied or internal oscillator operating. RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
- 2) Insert 8749H (8748H) in programming socket.
- 3) TEST 0 = 0V (select program mode)
- 4) EA = 18V (activate program mode)
- 5) Address applied to BUS and P20-22
- 6) RESET = 5V (latch address)
- 7) Data applied to BUS
- 8) V_{DD} = 21V (programming power)
- 9) PROG = V_{CC} or float followed by one 50 ms pulse to 18V
- 10) V_{DD} = 5V
- 11) TEST 0 = 5V (verify mode)
- 12) Read and verify data on BUS
- 13) TEST 0 = 0V
- 14) RESET = 0V and repeat from step 5
- Programmer should be at conditions of step 1 when 8749H (8748H) is removed from socket.

intel.

D8748H/D8749H

AC TIMING SPECIFICATION FOR PROGRAMMING 8748H/8749H

 T_{A} = 25°C $\pm5^{\circ}\text{C};~V_{CC}$ = 5V $\pm5\%;~V_{DD}$ = 21V $\pm0.5\text{V}$

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AW}	Address Setup Time to RESET ↑	4t _{CY}			
t _{WA}	Address Hold Time after RESET 1	4t _{CY}	<u> </u>		
t _{DW}	Data in Setup Time to PROG ↑	4t _{CY}			
twp	Data in Hold Time after PROG J	4t _{CY}			·
t _{PH}	RESET Hold Time to Verify	4t _{CY}			
t _{VDDW}	V _{DD} Hold Time before PROG ↑	0	1.0	ms	
t _{VDDH}	V _{DD} Hold Time after PROG ↓	0	1.0	ms	
tpw	Program Pulse Width	50	60	ms	
t _{TW}	TEST 0 Setup Time for Program Mode	4t _{CY}			
twr	TEST 0 Hold Time after Program Mode	4t _{CY}			
tDO	TEST 0 to Data Out Delay		4t _{CY}		
tww	RESET Pulse Width to Latch Address	4t _{CY}			· · · · · · · · · · · · · · · · · · ·
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	100	μs	
t _{CY}	CPU Operation Cycle Time	3.75	5	μs	
t _{RE}	RESET Setup Time before EA↑	4t _{CY}			

NOTE:

If TEST 0 is high, t_{DO} can be triggered by RESET \uparrow .

DC SPECIFICATION FOR PROGRAMMING 8748H/8749H


 $T_{A} = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5V \pm 5\%; V_{DD} = 21V \pm 0.5V$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{DDH}	V _{DD} Program Voltage High Level	20.5	21.5	v	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	v	
V _{PH}	PROG Program Voltage High Level	17.5	18.5	v	
V _{PL}	PROG Voltage Low Level	4.0	Vcc	v	
VEAH	EA Program or Verify Voltage High Level	17.5	18.5	v	
IDD	V _{DD} High Voltage Supply Current		20.0	mA	
IPROG	PROG High Voltage Supply Current		1.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	




WAVEFORMS






VERIFY MODE



1-50

,

D8748H/D8749H



SUGGESTED EPROM VERIFICATION ALGORITHM FOR HMOS-E DEVICE ONLY

1-51