





TEXAS INSTRUMENTS

SCLS018E – MARCH 1984 – REVISED FEBRUARY 2022

SNx4HC682 8-Bit Magnitude Comparators

1 Features

- Wide operating voltage range of 2 V to 6 V
- High-current outputs drive up to 10 LSTTL loads
- Typical t_{pd} = 22 ns
- ±4-mA output drive at 5 V
- Compare two 8-bit words
- 100-kΩ pullup resistors are on the Q inputs

2 Description

These magnitude comparators perform comparisons of two 8-bit binary or BCD words. The 'HC682 devices feature 100-k Ω pullup termination resistors on the Q inputs for analog or switch data.

Device Information									
PART NUMBER PACKAGE ⁽¹⁾ BODY SIZE (NOM)									
SN74HC682DW	SOIC (20)	12.8 mm × 7.50 mm							
SN74HC682N PDIP (20) 25.40 mm × 6.35 mm									

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features 2 Description 3 Revision History	1
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 Recommended Operating Conditions ⁽¹⁾	4
5.3 Thermal Information	
5.4 Electrical Characteristics	5
5.5 Switching Characteristics	5
5.6 Operating Characteristics	5
6 Parameter Measurement Information	
7 Detailed Description	7
7.1 Overview	

7.2 Functional Block Diagram	7
7.3 Device Functional Modes	8
8 Power Supply Recommendations	9
9 Layout	9
9.1 Layout Guidelines	9
10 Device and Documentation Support	
10.1 Receiving Notification of Documentation Updates	s <mark>10</mark>
10.2 Support Resources	10
10.3 Trademarks	
10.4 Electrostatic Discharge Caution	10
10.5 Glossary	10
11 Mechanical, Packaging, and Orderable	
Information	10


3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision D (March 2003) to Revision E (February 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to re	eflect
	modern data sheet standards	1



4 Pin Configuration and Functions



J, W, DW, or N Package 20-Pin CDIP, CDP, SOIC, PDIP Top Vlew





5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I _{ок}	Output clamp current ⁽²⁾	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
lo	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
TJ	Junction temperature			150	C°
T _{stg}	Storage temperature range		-65	150	C°

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions⁽¹⁾

			SN54HC682 ⁽²⁾			SN	74HC682		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage	Supply voltage		5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
VIL	Low-level input voltage	V _{CC} = 2 V			0.5			0.5		
		V _{CC} = 4.5 V			1.35			1.35	V	
		V _{CC} = 6 V			1.8			1.8		
VI	Input voltage		0		V _{CC}	0		V_{CC}	V	
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V	
		V _{CC} = 2 V			1000			1000		
tt	Inputt ransition (rise and fall) time	V _{CC} = 4.5 V			500			500	ns	
		V _{CC} = 6 V			400			400		
T _A	Operating free-air temperature		-55		125	-40		85	°C	

 All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) SN54HC682 is in product preview.

5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL METRI	c	20 PINS	20 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	58	69	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



5.4 Electrical Characteristics

PARAMETER	TES TOO	NDITIONS	V	T,	_A = 25°C		SN54HC	682 ⁽¹⁾	SN74HC682		UNIT			
PARAMETER	123100	NDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
					2 V	1.9	1.998		1.9		1.9			
		I _{OH} = –20 μA	4.5 V	4.4	4.499		4.4		4.4					
V _{OH}	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V			
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84					
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34					
	V _I = V _{IH} or V _{IL}				2 V		0.002	0.1		0.1		0.1		
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1				
V _{OL}		$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V		
						I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33				
I _{IH}	$V_{I} = V_{CC}$		6 V		0.1	100		1000		1000	nA			
lu.	V ₁ = 0 Q inputs 6 V		6 V		-50	-90		-160		-140	μΑ			
I _{IL}	vi - 0	All other inputs	6 V		-0.1	-100		-1000		-1000	nA			
I _{CC}	$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	6 V		480	700		1300		1100	μA			
Ci			2 V to 6 V		3	10		10		10	pF			

over recommended operating free-air temperature range (unless otherwise noted)

(1) SN54HC682 is in product preview.

5.5 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V _{cc}	TA	= 25°C		SN54HC6	82 ⁽¹⁾	SN74HC	682	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		130	275		413		344		
t _{pd}	P or Q	P or Q	Any	4.5 V		26	55		88		69	ns
			6 V		22	47		70		58		
			2 V		38	75		110		95		
tt	Any	Any	4.5 V		8	15		22		19	ns	
			6 V		6	13		19		16		

(1) SN54HC682 is in product preview.

5.6 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	40	pF




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.





 (1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}.
Figure 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



 (1) The greater between t_r and t_f is the same as t_t.
Figure 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs




7 Detailed Description

7.1 Overview

These magnitude comparators perform comparisons of two 8-bit binary or BCD words. The 'HC682 devices feature $100-k\Omega$ pullup termination resistors on the Q inputs for analog or switch data.

7.2 Functional Block Diagram





7.3 Device Functional Modes

DATA	OUTPUTS									
INPUTS P, Q	$\overline{P} = Q$	P > Q								
P = Q	L	Н								
P > Q	Н	L								
P < Q	Н	Н								

Table 7-1. Function Table⁽¹⁾

(1) The $\overline{P < Q}$ function can be generated by applying $\overline{P = Q}$ and $\overline{P > Q}$ to a 2-input NAND gate.



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74HC682DW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC682	
SN74HC682DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC682	Samples
SN74HC682N	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC682N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC682DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Feb-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC682DWR	SOIC	DW	20	2000	367.0	367.0	45.0



www.ti.com

24-Feb-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HC682DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74HC682N	N	PDIP	20	20	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated