intersil

ISL59534

Data Sheet October 10, 2011 **OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at**

NO RECOMMENDED REPLACEMENT

Contact our Technical Support Centers

Contact our Technical Support Center 10, 2011 OBSOUT NO ENDED Nonport Centric Community Corporation of the Community Corporation of the Corporation of the

32x16 Video Crosspoint

The ISL59534 is a 300MHz 32x16 Video Crosspoint Switch. Each input has an integrated DC-restore clamp and an input buffer. Each output has a fast On-Screen Display (OSD) switch (for inserting graphics or other video) and an output buffer. The switch is non-blocking, so any combination of inputs to outputs can be chosen, including one channel driving multiple outputs. The Broadcast Mode directs one input to all 16 outputs. The output buffers can be individually controlled through the SPI interface, the gain can be programmed to +1 or +2, and each output can be placed into a high impedance mode.

The ISL59534 offers a typical -3dB signal bandwidth of 300MHz. Differential gain of 0.025% and differential gain of 0.05°, along with 0.1dB flatness out to 50MHz, make the ISL59534 suitable for many video applications.

The switch matrix configuration and output buffer gain are programmed through an SPI/QSPI™-compatible three-wire serial interface. The ISL59534 interface is designed to facilitate both fast updates and initialization. On power-up, all outputs are high impedance to avoid output conflicts.

The ISL59534 is available in a 356 ball HBGA package and specified over an extended -40°C to +85°C temperature range.

The single-supply ISL59534 can accommodate input signals from 0V to 3.5V and output voltages from 0V to 3.8V. Each input includes a clamp circuit that restores the input level to an externally applied reference in AC-coupled applications.

The ISL59535 is a fully differential input version of this device.

Features

- 32x16 non-blocking switch with buffered inputs and outputs
- 300MHz typical bandwidth
- 0.025%/0.05° dG/dP
- Output gain switchable x1 or x2 for each channel
- Individual outputs can be put in a high impedance state
- -90dB Isolation at 6MHz
- SPI digital interface
- Single +5V supply operation
- Pb-free (RoHS compliant)

Applications

- Security camera switching
- RGB routing
- HDTV routing

Ordering Information

NOTE: These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Block Diagram

1

ISL59534

Pinout

(356 LD HBGA) TOP VIEW **A** \circ \circ \circ \circ \circ O O O \circ \circ \circ \circ \circ \circ O O In24 In25 In26 In27 In28 In29 In30 In31 Over15 Over14 Out13 Out12 **B** \circ O \circ \circ \circ \circ O \circ \circ \circ \circ O \circ \circ \circ \circ \circ \circ O \circ Out15 Out14 Over13 Over12 **C** $\mathsf O$ O \circ \circ \circ \circ O \circ \circ \circ \circ O \circ \circ \circ \circ \circ \circ O O In23 Vover15 Vover14 Vover13 Vover12 **D** \circ \circ O O In22 VSDO Vs Vover11 Out11 Over11 **E** O \circ \circ \oplus \oplus \oplus $\ddot{\bm{\theta}}$ \oplus \oplus \oplus \oplus \oplus Φ \oplus \oplus \circ \circ \circ \circ In21 Vs Vs **F** In20 Vs GND Vs Vover10 Out10 Over10 \circ o \circ \circ \oplus \oplus \circ \circ O \circ **G** O O O O ⊕ O O O O O O O O O ⊕ O
In19 SDO Vs GND GND GND GND GND GND GND GND GND Vs \oplus \circ O \circ \circ O O $\mathbf \Theta$ \circ In18 RESET Vs GND Vs Vover9 Over9 Out9 **H** \circ \circ \circ \oplus \oplus \circ O O \circ In17 SLATCH Vs GND Vs **J** \circ \circ \oplus \oplus \circ \circ \circ \circ **K** In16 SCLK Vs GND Vs Vover8 Over8 Out8 \circ \circ O \oplus \oplus Ω O O **L** O O O O \oplus O O O O O O O O O \oplus O
In15 SDI Vs GND GND GND GND GND GND GND GND GND Vs \circ o \circ \circ $\bf \bm \Theta$ Φ \circ \circ \circ \circ **M** In14 VREF Vs GND Vs Vover7 Out7 Over7 \circ \circ \circ \circ \circ \circ \oplus $\mathbf \Theta$ \circ O O O O ⊕ O O O O O O O O O O ⊕ O
In13 O Vs GND GND GND GND GND GND GND GND GND Vs **N** \circ O \circ \oplus \circ \circ \overline{O} \circ \circ \oplus **P** In12 Vs GND Vs Vover6 Out6 Over6 \circ \circ O \circ $\bf \bm \oplus$ Ω റ Ω Φ Ω O \circ **R** \circ O \circ Ω Ω Ω \circ \circ \circ \oplus ∩ റ ∩ ∩ O ∩ Ω ∩ ∩ \oplus In11 Vs GND Vs **T** \circ O \circ \circ \oplus $\mathbf \Theta$ \oplus \oplus $\ddot{\bm{\theta}}$ \oplus \oplus \oplus \oplus \oplus \oplus \bigoplus \circ \circ O In10 Vs Vs Vover5 Over5 Out5 **U** \circ O \circ Ω Ω In9 Vs VsVs Vs **V** \circ O \circ \circ \circ Ω \circ \circ Ω \circ \circ \overline{O} \circ \circ \circ \circ \circ \circ \circ O In8 NC NC Vover0 Vover1 Vover2 Vover4 Over4 Out4 NC Vover3 **W** \circ O O \circ \circ \circ \circ \circ \circ \circ \circ O \circ \circ \circ \circ \circ \circ \circ \circ Over0 Over1 Out2 Out3 **Y** \circ \circ In7 In6 In5 In4 In2 In1 In0 Out0 Out1 Over2 In3 Over3 **1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20**

 \oplus = NO BALLS

BALLS LABELLED "NC" SHOULD BE LEFT UNCONNECTED - DO NOT TIE THEM TO

GROUND! BALLS WITH NO LABELS MAY BE TIED TO GROUND TO SLIGHTLY REDUCE THERMAL IMPEDANCE.

Operating Conditions

Thermal Information

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

2. For θ_{JC} , the "case temp" location is taken at the package top center.

DC Electrical Specifications $V_S = 5V$, $R_L = 150\Omega$ unless otherwise noted.

AC Electrical Specifications V_S = 5V, R_L = 150 Ω unless otherwise noted.

AC Electrical Specifications $V_S = 5V$, $R_L = 150\Omega$ unless otherwise noted. (Continued)

NOTE:

3. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Pin Descriptions

Pin Descriptions (Continued)

Pin Descriptions (Continued)

Pin Descriptions (Continued)

Typical Performance Curves

FIGURE 1. FREQUENCY RESPONSE - VARIOUS C_L, A_V = 1, MUX MODE

FIGURE 3. FREQUENCY RESPONSE - VARIOUS RL, A_V = 1, MUX MODE

FIGURE 5. FREQUENCY RESPONSE - OVERLAY INPUT, $A_V = 1$

FIGURE 2. FREQUENCY RESPONSE - VARIOUS CL, AV = 2, MUX MODE

FIGURE 4. FREQUENCY RESPONSE - VARIOUS RL, A_V = 2, MUX MODE

FIGURE 6. FREQUENCY RESPONSE - OVERLAY INPUT, $A_V = 2$

FIGURE 7. FREQUENCY RESPONSE - VARIOUS C_L, A_V = 1, BROADCAST MODE

FIGURE 9A. FREQUENCY RESPONSE - VARIOUS RL, A_V = 1, BROADCAST MODE

FIGURE 8. FREQUENCY RESPONSE - VARIOUS CL, AV = 2, BROADCAST MODE

FIGURE 10. FREQUENCY RESPONSE - VARIOUS RL, AV = 2, BROADCAST MODE

FIGURE 13. HARMONIC DISTORTION vs FREQUENCY FIGURE 14. HARMONIC DISTORTION vs V_{OUT_P-P}

FIGURE 15. DISABLED OUTPUT IMPEDANCE FIGURE 16. ENABLED OUTPUT IMPEDANCE

FIGURE 25. OVERLAY SWITCH TURN-ON DELAY TIME FIGURE 26. OVERLAY SWITCH TURN-OFF DELAY TIME

FIGURE 27. DIFFERENTIAL GAIN, A_V = 2 **FIGURE 28. DIFFERENTIAL PHASE, A_V = 2**

 0.020

 0.02 DIFFERENTIAL PHASE (°) 0.01 0.00 -0.01 -0.02 $A_V = 1$ **RL = 150 INPUT_CH 31** -0.03 **OUTPUT_CH 31 OSC = 40mV** -0.04 0.35 0.45 0.55 0.65 0.75 0.85 0.95 1.05 INPUT DC OFFSET (V)

FIGURE 35. DIFFERENTIAL GAIN, $A_V = 2$ **FIGURE 36. DIFFERENTIAL PHASE,** $A_V = 2$

 0.03

Typical Performance Curves **(Continued)**

0.03

FIGURE 45. DIFFERENTIAL GAIN, OVERLAY, AV = 1 FIGURE 46. DIFFERENTIAL PHASE, OVERLAY, AV = 1

3dB Bandwidth, MUX Mode, AV = 1, RL = 100 [MHz]

351 350 321 354 348

311 313 314 297 336 345 314

339 355

11 | | | | | | | | | 371 | | | | | | | | | | | | | | 381

289 334

350 366

288 348

3dB Bandwidth, Broadcast Mode, AV = 1, RL = 100 [MHz]

3dB Bandwidth, Broadcast Mode, AV = 2, RL = 100[MHz]

Block Diagram

General Description

The ISL59534 is a 32x16 integrated video crosspoint switch matrix with input and output buffers and On-Screen Display (OSD) insertion. This device operates from a single +5V supply. Any output can be generated from any of the 32 input video signal sources, and each output can have OSD information inserted through a dedicated, fast 2:1 mux located before the output buffer. There is also a Broadcast mode allowing any one input to be broadcast to all 16 outputs. A DC restore clamp function enables the ISL59534 to AC-couple incoming video.

The ISL59534 offers a -3dB signal bandwidth of 300MHz. Differential gain and differential phase of 0.025% and 0.05° respectively, along with 0.1dB flatness out to 50MHz make this ideal for multiplexing composite NTSC and PAL signals. The switch matrix configuration and output buffer gain are programmed through an SPI/QSPI™-compatible, three-wire serial interface. The ISL59534 interface is designed to facilitate both fast initialization and configuration changes. On power-up, all outputs are initialized to the disabled state to avoid output conflicts in the user's system.

Digital Interface

The ISL59534 uses a serial interface to program the configuration registers. The serial interface uses three signals (SCLK, SDI, and SLATCH) for programming the ISL59534, while a fourth signal (SDO) enables optional daisy-chaining of multiple devices. The serial clock can run at up to 5MHz (5Mbits/s).

Serial Interface

The ISL59534 is programmed through a simple serial interface. Data on the SDI (serial data input) pin is shifted into a 16-bit shift register on the rising edge of the SCLK (serial clock) signal. (This is continuously done regardless of the state of the SLATCH signal.) The LSB (bit 0) is loaded first and the MSB (bit 15) is loaded last (see the Serial Timing Diagram). After all 16 bits of data have been loaded into the shift register, the rising edge of SLATCH updates the internal registers.

While the ISL59534 has an SDO (Serial Data Out) pin, it does not have a register readback feature. The data on the SDO pin is an exact replica of the incoming data on the SDI pin, delayed by 15.5 SCLKs (an input bit is latched on the rising edge of SLCK, and is output on SDO on the falling edge of SLCK 15.5 SCLKs later). Multiple ISL59534's can be daisy-chained by connecting the SDO of one to the SDI of the other, with SCLK and SLATCH common to all the daisychained parts. After all the serial data is transmitted (16 bits * n devices = 16*n SCLKs), the rising edge of SLATCH will update the configuration registers of all n devices simultaneously.

The Serial Timing Diagram and Serial Timing Parameters table on [page 17](#page-16-0) show the timing requirements for the serial interface.

SDO = SDI delayed by 15.5 SCLKs to allow daisy-chaining of multiple ISL59534s. SDO changes on the falling edge of SCLK.

TABLE 1. SERIAL TIMING PARAMETERS

Programming Model

The ISL59534 is configured by a series of 16-bit serial control words. The three MSBs (B15-13) of each serial word determine the basic command:

TABLE 2. COMMAND FORMAT

Mapping Inputs to Outputs

Inputs are mapped to their desired outputs using the input/output control word. Its format is:

TABLE 3. INPUT/OUTPUT WORD

 $I_4:I_0$ form the 5-bit word indicating the input channel (0 to 31), and $O_3:O_0$ determine the output channel which that input channel will map to. One input can be mapped to one or multiple outputs. To fully program the ISL59534, 32 INPUT/OUTPUT words must be transmitted - one for each input channel.

Note: Broadcast Mode must be disabled when configuring input/output mapping. INPUT/OUTPUT words transmitted while in Broadcast Mode will not be processed correctly and result in corrupt channel mapping when Broadcast Mode is disabled.

Enabling Outputs

The output enable control word is used to enable individual outputs. There are 16 channels to configure, so this is accomplished by writing 4 serial words, each controlling a bank of eight outputs at a time. The bank is selected by bits B9 and B8. The output enable control word format is:

Setting the O_N bit = 0 tri-states the output. Setting the O_N bit = 1 enables the output if the Global Output Enable bit is also set (the individual output enable bits are ANDed with the Global Output Enable bit before they are sent to the output stage).

Setting the Gain

The gain of each output may be set to +1 or +2 using the Gain Set word. It is in the same format as the output enable control word:

TABLE 5. GAIN SET FORMAT

Set G_N = 0 for a gain of +1 or 1 for a gain of +2.

Broadcast Mode

The Broadcast Mode routes one input to all 16 outputs. The broadcast control word is:

TABLE 6. BROADCAST FORMAT

l₄:l₀ form the 5 bit word indicating the input channel (0 to 31) to be sent to all 16 outputs. Set the Enable Broadcast bit (B0) = 1 to enable Broadcast Mode, or to 0 to disable Broadcast Mode. When Broadcast Mode is disabled, the previous channel assignments are restored.

Control Word

The ISL59534's power-on reset disables all outputs and places the part in a low-power standby mode. To enable the device, the following control word should be sent:

The Clamp bit enables the input clamp function, forcing the AC-coupled signal's most negative point to be equal to V_{RFF} .

Note: The Clamp bit turns the DC-Restore clamp function on or off for *all* channels - there is no DC-Restore on/off control for individual channels. The DC-Restore function only works with signals with sync tips (composite video). Signals that do

not have sync tips (the Chroma/C signal in s-video and the Pb, Pr signals in Component video), will be severely distorted if run through a DC-Restore/clamp function.

For this reason, the ISL59534 must be in DC-coupled mode (Clamp Disabled) to be compatible with s-video and component video signals.

Bandwidth Considerations

Wide frequency response (high bandwidth) in a video system means better video resolution. Four sets of frequency response curves are shown in Figure [47.](#page-18-0) Depending on the switch configurations, and the routing (the path from the input to the output), bandwidth can vary between 100MHz and 350MHz. A short discussion of the trade-offs — including matrix configuration, output buffer gain selection, channel selection, and loading — follows.

FIGURE 47. FREQUENCY RESPONSE FOR VARIOUS MODES

In multiplexer mode, one input typically drives one output channel, while in broadcast mode, one input drives all 16 outputs. As the number of outputs driven increases, the parasitic loading on that input increases. Broadcast Mode is the worst-case, where the capacitance of all 16 channels loads one input, reducing the overall bandwidth. In addition, due to internal device compensation, an output buffer gain of +2 has higher bandwidth than a gain of +1. Therefore, the highest bandwidth configuration is multiplexer mode (with each input mapped to only one output) and an output buffer gain of +2.

The relative locations of the input and output channels also have significant impact on the device bandwidth (due to the layout of the ISL59534 silicon). When the input and output channels are further away, there are additional parasitics as a result of the additional routing, resulting in lower bandwidth.

The bandwidth does not change significantly with resistive loading as shown in the typical performance curves. However several of the curves demonstrate that frequency response is sensitive to capacitance loading. This is most significant when laying out the PCB. If the PCB trace length between the output of the crosspoint switch and the backtermination resistor is not minimized, the additional parasitic capacitance will result in some peaking and eventually a reduction in overall bandwidth.

Linear Operating Region

In addition to bandwidth optimization, to get the best linearity the ISL59534 should be configured to operate in its most linear operating region. Figure [48](#page-18-1) shows the differential gain curve. The ISL59534 is a single supply 5V design with its most linear region between 0.1 and 2V. This range is fine for most video signals whose nominal signal amplitude is 1V. The most negative input level (the sync tip for composite video) should be maintained at 0.3V or above for best operation.

FIGURE 48. DIFFERENTIAL GAIN RESPONSE

In a DC-coupled application, it is the system designer's responsibility to ensure that the video signal is always in the optimum range.

When AC coupling, the ISL59534's Clamp (also called "DC restore") function automatically and continuously adjusts the DC level so that the most negative portion of the video is always equal to V_{RFF} .

A discussion of the benefits of the DC restoration function begins by understanding the Clamp circuit shown in Figure [49.](#page-19-0) The incoming video signal is typically terminated into 75 Ω , then AC coupled through C₁, at which point it is connected to the base of the buffer's diff pair. These components form the video path.

The Clamp function consists of Q_1 , D_1 , Q_2 , D_2 , the two current sources, and the 3 switches controlled by the Clamp Enable signal. The V_{REF} voltage is level-shifted up two diode drops (Q_1 and D_1) to the base of Q_2 . If the voltage at the cathode of D_2 goes below V_{REF} , Q_2 and D_2 will turn on, keeping the IN_x voltage at V_{REF}. If the voltage at IN_x is greater than V_{REF}, Q₂ and D₂ are off and the IN_x node is high impedance. This is how the clamp function forces the lowest portion of the video signal (the sync tip) to always be equal to or greater than V_{RFF} .

To make sure that the sync tip is always *equal to* (not equal to or greater than) V_{REF} , i₁ is constantly sinking ~2 μ A of current from C_1 . This causes each sync tip to be slightly lower voltage than the previous sync tip, causing Q_2 and D_2 to turn on at each sync tip and raise the voltage to V_{RFF} . The 2µA pulldown with a 0.1uF capacitor and a 15kHz HSYNC frequency results in 1.3mV of "droop" across every line, or

0.2% of the video signal. Because 1.3mV is only 0.2% of a 0.7V video signal, this droop is imperceptible to the human eye.

FIGURE 49. DC RESTORE BLOCK DIAGRAM

This is how the video is "DC-restored" after being AC coupled into the ISL59534. The sync tip voltage will be equal to V $_{\mathsf{REF}}$ on the right side of C₁, regardless of the DC level of the video on the left side of C₁. Due to various sources of offset in the actual clamp function, the actual sync tip level is typically about 75mV higher than V_{REF} (for $V_{REF} = 0.4V$).

FIGURE 50. DC RESTORE VIDEO WAVEFORMS

It is important to choose the correct value for C_{1N} . Too small a value will generate too much droop, and the image will be visibly darker on the right than on the left. A C_{N} value that is too large may cause the clamp to fail to converge. The droop rate (dV/dt) is i₁/C_{IN} volts/second. In general, the droop voltage should be limited to <1 IRE over a period of one line of video; so for 1 IRE = 7mV, I_B = 10 μ A maximum, and an NTSC waveform we will set C_{IN} > 10µA*60µs/7mV = 0.086µF. Figure [50](#page-19-1) shows the result of $C_{1N} = 0.1 \mu F$

delivering acceptable droop and $C_{IN} = 0.001 \mu F$ producing excessive droop.

When the clamp function is disabled in the CONTROL register (Clamp = 0) to allow DC-coupled operation, the $I_{\text{CI AMP}}$ current sinks/sources are disabled and the input passes through the DC Restore block unaffected. In this application V_{RFF} may be tied to GND.

Overlay Operation

The ISL59534 features an overlay feature, that allows an external video signal or DC level to be inserted in place of that output channel's video. When the OVER_N signal is taken high, the output signal on the OUT_N pin is replaced with the signal on the VOVER $_N$ pin.</sub>

There are several ways the overlay feature can be used. Toggling the OVER_N signal at the frame rate or slower will replace the video frame(s) on the OUT_N pin with the video supplied on the VOVER_N pin.

Another option (for OSD displays, for example), is to put a DC level on the VOVER $_N$ line and toggle the OVER $_N$ signal at the pixel rate to create a monocolor image "overlaid" on channel N's output signal.

Finally, by enabling the OVER $_N$ signal for some portion of each line over a certain amount of lines, a picture-in-picture function can be constructed.

It's important to note that the overlay inputs do not have the DC Restore function previously described - the overlay signal is DC coupled into the output. It is the system designer's responsibility to ensure that the video levels are in the ISL59534's linear region and matching the output channel's offset and amplitude. One easy way to do this is to run the video to be overlaid through one of the ISL59534's unused channels and then into the VOVER $_N$ input.</sub>

The OVER $_N$ pins all have weak pull-downs, so if they are</sub> unused, they can either be left unconnected or tied to GND.

Power Dissipation and Thermal Resistance

With a large number of switches, it is possible to exceed the +150°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of the crosspoint switch in a safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$
PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}
$$
 (EQ. 1)

Where:

- T_{JMAX} = Maximum junction temperature = +125 °C
- T_{AMAX} = Maximum ambient temperature = +85°C
- θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$
PD_{MAX} = V_{S} \times I_{SMAX} + \sum_{i=1}^{n} (V_{S} - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}} \tag{Eq. 2}
$$

Where:

- V_S = Supply voltage = 5V
- \cdot I_{SMAX} = Maximum quiescent supply current = 505mA
- V_{OUT} = Maximum output voltage of the application = 2V
- R_{LOAD} = Load resistance tied to ground = 150
- \cdot n = 1 to 16 channels

$$
PD_{MAX} = V_{S} \times I_{SMAX} + \sum_{i=1}^{n} (V_{S} - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}} = 3.2W
$$
\n(EQ. 3)

The required θ_{JA} to dissipate 3.2W is:

$$
\Theta_{JA} = \frac{T_{JMAX} - T_{AMAX}}{PD_{MAX}} = 12.5(^{\circ}C/W)
$$
 (EQ. 4)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result *from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

V356.27x27C

356 BALL HEATSINK PLASTIC BALL GRID ARRAY PACKAGE (HPBGA) Rev 1, 6/10

NOTES:

- **All dimensions and tolerances conform to ASME Y14.5m-1994. 1.**
- **2. Dimensions are in millimeters.**
- **3 . Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.**
- **crowns of the solder balls. Primary datum C and seating plane are defined by the spherical 4.**
- **A1 ball pad corner I.D. for plate mold: To be marked by ink. 5. Auto mold: Dimple to be formed by mold cap.**
- **registered outline MS-034/A variation BAL-2. Reference specifications: This drawing conforms to JEDEC 6.**