



## Automotive-grade dual N-channel 60 V, 27 mΩ typ., 20 A STripFET™ II Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data



#### Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	P <sub>TOT</sub>
STL20DNF06LAG	60 V	40 mΩ	20 A	75 W

- Designed for Automotive applications and AEC-Q101 qualified
- PowerFLAT™ 5x6 double island with wettable flanks
- Logic level V<sub>GS(th)</sub>
- Maximum junction temperature: T<sub>J</sub> = 175 °C

### **Applications**

• Switching applications

### Description

This Power MOSFET series realized with STMicroelectronics unique STripFET<sup>™</sup> process is specifically designed to minimize input capacitance and gate charge. It is therefore ideal as a primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer applications. It is also suitable for any application with low gate charge drive requirements.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STL20DNF06LAG	20DNF06L	PowerFLAT™ 5x6 double island	Tape and reel

DocID028242 Rev 1

This is information on a product in full production.

#### Contents

## Contents

1	Electrica	al ratings	3
2	Electrica	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test circ	cuits	8
4	Package	e information	9
	4.1	PowerFLAT™ 5x6 double island WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revision	n history	.14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
V <sub>GS</sub>	Gate-source voltage	±20	V
D <sup>(1)(2)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	20	٨
ID(,)(=)	Drain current (continuous) at T <sub>case</sub> = 100 °C	20	A
IDM <sup>(1)(3)</sup>	Drain current (pulsed)	80	А
D <sup>(4)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	7.4	А
ID( <sup>o</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	5.2	A
Ідм	Drain current (pulsed)	29.6	А
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	75	14/
Ртот	Total dissipation at $T_{pcb} = 25 \text{ °C}$ 4.8		W
T <sub>stg</sub>	Storage temperature	EE to 17E	°C
Tj	Operating junction temperature	55 to 175	C

#### Notes:

 $^{(1)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-c}}.$ 

<sup>(2)</sup>Current limited by package.

 $^{\left( 3\right) }$  Pulse width is limited by safe operating area.

 $^{(4)}$  This value is rated according to  $R_{thj\mbox{-}pcb}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.0	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	0/10

#### Notes:

 $^{(1)}$  When mounted on a 1-inch<sup>2</sup> FR-4, 2 Oz copper board, t < 10 s.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lav	Avalanche current, not repetitive	7.4	А
Eas <sup>(1)</sup>	Single pulse avalanche energy	210	mJ

#### Notes:

 $^{(1)}$  starting  $T_{j}$  = 25 °C,  $I_{D}$  =  $I_{AV},$  per channel.



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}=0~V,~I_D=250~\mu A$	60			V
	Zava sata valta na duain	$V_{GS} = 0 V, V_{DS} = 60 V$			1	μA
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 60 V, T_{C} = 125 °C$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{\text{DS}}=0~\text{V},~V_{\text{GS}}=\pm20~\text{V}$			±100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1		2.5	V
D	Static drain-source on-	$V_{GS}=10~V,~I_{D}=4~A$		27	40	mΩ
RDS(on)	resistance	$V_{GS} = 5 V$ , $I_D = 4 A$		32	50	11177

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	670	-	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	170	-	pF
Crss	Reverse transfer capacitance		-	56	-	
Qg	Total gate charge	V <sub>DD</sub> = 25 V, I <sub>D</sub> = 7.4 A,	-	22.5	-	
Qgs	Gate-source charge	$V_{GS} = 10 V$ (see <i>Figure 15:</i>	-	2.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	7	-	

#### Table 6: Dynamic

#### Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 3.7 \text{ A}$	-	7	-	
tr	Rise time	R <sub>G</sub> = 4.7 Ω, V <sub>GS</sub> = 10 V (see <i>Figure 14: "Switching</i>	-	15.4	-	
t <sub>d(off)</sub>	Turn-off delay time	times test circuit for	-	36.8	-	ns
tr	Fall time	resistive load" and Figure 19: "Switching time waveform")	-	7.7	-	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		7.4	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		29.6	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 7.4 A$	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 7.4 A,	-	28		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs, V <sub>DD</sub> = 48 V (see <i>Figure 16: "Test circuit</i>	-	31.6		nC
Irrm	Reverse recovery current	for inductive load switching and diode recovery times")	-	2.26		A


#### Table 8: Source-drain diode


#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.









0.95

0.90

57

25

75


-25

125

175

T<sub>i</sub> (°C)

#### **Electrical characteristics**



DocID028242 Rev 1

0.6

0.5

10

15

20


25


30


Isd (A)

7/15

## 3 Test circuits







DocID028242 Rev 1



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 4.1 PowerFLAT<sup>™</sup> 5x6 double island WF type R package information




Figure 20: PowerFLAT™ 5x6 double island WF type R package outline



#### Package information

Table 9:	PowerFLAT™ 5x6 double	e island WF type R m	nechanical data
Dim.		mm	
Diin.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
D2	1.68		1.88
E	6.20	6.40	6.60
E2	3.50		3.70
E4	0.55		0.75
E5	0.08		0.28
E6	2.35		2.55
E7	0.40		0.60
е		1.27	
L	0.70		0.90
L1		0.275	
К	1.275		1.575



Package information




Figure 21: PowerFLAT<sup>™</sup> 5x6 double island recommended footprint (dimensions are in mm)










Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





#### Package information





#### **Revision history** 5

Table 10: Document revision history

Date	Revision	Changes
29-Sep-2015	1	First release.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

