Advanced Power MOSFET

SFF9250L

FEATURES

- ❑ Logic-Level Gate Drive
- ❑ Avalanche Rugged Technology
- ❑ Rugged Gate Oxide Technology
- ❑ Lower Input Capacitances
- ❑ Improved Gate Charge
- ❑ Extended Safe Operating Area
- ❑ Lower Leakage Current : 10uA (Max.) @ V_{DS}=-200V
- ❑ Lower $R_{DS(ON)}$: 0.175 Ω (Typ.)

BV_{DSS} = -200 V

$R_{DS(on)}$ = 0.23 Ω

I_D = -12.6 A

TO-3PF



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	-200	V
I_D	Continuous Drain Current (T_C=25 °C)	-12.6	A
	Continuous Drain Current (T_C=100 °C)	-7.9	
I_{DM}	Drain Current-Pulsed ①	-50.4	A
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulsed Avalanche Energy ②	990	mJ
I_{AR}	Avalanche Current ①	-12.6	A
E_{AR}	Repetitive Avalanche Energy ①	20.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
P_D	Total Power Dissipation (T_C=25 °C)	90	W
	Linear Derating Factor	0.72	W/ °C
T_J , T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	°C
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8″ from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	0.61	°C /W
$R_{\theta JA}$	Junction-to-Ambient	--	40	

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	-200	--	--	V	V_{GS}=0V,I_D=-250μA
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	-0.17	--	V/ °C	I_D=-250μA ***See Fig 7***
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	--	-2.0	V	V_{DS}=-5V,I_D=-250μA
I_{GSS}	Gate-Source Leakage , Forward	--	--	100	nA	V_{GS}=-20V
	Gate-Source Leakage , Reverse	--	--	-100		V_{GS}=20V
I_{DSS}	Drain-to-Source Leakage Current	--	--	10	μA	V_{DS}=-200V
		--	--	100		V_{DS}=-160V,T_C=125 °C
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	.175	0.23	Ω	V_{GS}=-5V,I_D=-6.3A ④
g_{fs}	Forward Transconductance	--	13	--	S	V_{DS}=-40V,I_D=-6.3A ④
C_{iss}	Input Capacitance	--	2500	3250	pF	V_{GS}=0V,V_{DS}=-25V,f =1MHz ***See Fig 5***
C_{oss}	Output Capacitance	--	400	520		
C_{rss}	Reverse Transfer Capacitance	--	210	270		
$t_{d(on)}$	Turn-On Delay Time	--	20	50	ns	V_{DD}=-100V,I_D=-12.6A, R_G=6.2Ω ***See Fig 13*** ④ ⑤
t_r	Rise Time	--	150	310		
$t_{d(off)}$	Turn-Off Delay Time	--	100	210		
t_f	Fall Time	--	65	140		
Q_g	Total Gate Charge	--	90	120	nC	V_{DS}=-160V,V_{GS}=-5V, I_D=-12.6A ***See Fig 6 & Fig 12*** ④ ⑤
Q_{gs}	Gate-Source Charge	--	12	--		
Q_{gd}	Gate-Drain(Miller) Charge	--	54	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	-12.6	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	-50.4		
V_{SD}	Diode Forward Voltage ④	--	--	-1.5	V	T_J=25 °C,I_S=-12.6A,V_{GS}=0V
t_{rr}	Reverse Recovery Time	--	260	--	ns	T_J=25 °C,I_F=-19.5A,V_{DD}=-160V
Q_{rr}	Reverse Recovery Charge	--	2.8	--	μC	di_F/dt=100A/μs ④

Notes ;

① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

② L=3.9mH, I_{AS}=-19.5A, V_{DD}=-50V, R_G=27Ω, Starting T_J=25℃

③ I_{SD}≤-19.5A, di/dt≤500A/μs, V_{DD}≤BV_{DSS}, Starting T_J=25℃

④ Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%

⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics



Fig 2. Transfer Characteristics



Fig 3. On-Resistance vs. Drain Current



Fig 4. Source-Drain Diode Forward Voltage



Fig 5. Capacitance vs. Drain-Source Voltage



Fig 6. Gate Charge vs. Gate-Source Voltage



Fig 7. Breakdown Voltage vs. Temperature



Fig 8. On-Resistance vs. Temperature



Fig 9. Max. Safe Operating Area



Fig 10. Max. Drain Current vs. Case Temperature



Fig 11. Thermal Response



Fig 12. Gate Charge Test Circuit & Waveform



Fig 13. Resistive Switching Test Circuit & Waveforms



Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST ®	OPTOLOGIC™	SMART START™	VCX™
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
CROSSVOLT™	GlobalOptoisolator™	POP™	SuperSOT™-3	
DenseTrench™	GTO™	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench®	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E^2CMOS™	LittleFET™	QS™	TinyLogic™	
EnSigna™	MicroFET™	QT Optoelectronics™	TruTranslation™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SILENT SWITCHER®	UltraFET®	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

SFF9250L
200V P-Channel Logic Level A-FET

Contents
Features | Product status/pricing/packaging

Datasheet
Download this datasheet
PDF

e-mail this datasheet
[E-

This pagePrint version

Related Links

Request samples
How to order products
Product Change Notices (PCNs)
Support
Distributor and field sales representatives
Quality and reliability
Design tools

Features

- Logic-Level Gate Drive
- Avalanche Rugged Technology
  Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 10 µA (Max.) @ V_{DS} = -200V
- Lower R_{DS}: 0.175 Ω (Typ.)

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
SFF9250L	Full Production	$2.00	TO-3PF	3	RAIL

* 1,000 piece Budgetary Pricing

back to top

Home | Find products | Technical information | Buy products | Support | Company | Contact us | Site index | Privacy policy