

Sample &

Buv



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

Support &

Community

ADS42JBx9 Dual-Channel, 14- and 16-Bit, 250-MSPS Analog-to-Digital Converters

Technical

Documents

1 Features

- Dual-Channel ADCs
- 14- and 16-Bit Resolution
- Maximum Clock Rate: 250 MSPS
- JESD204B Serial Interface
 - Subclass 0, 1, 2 Compliant
 - Up to 3.125 Gbps
 - Two and Four Lanes Support
- Analog Input Buffer with High-Impedance Input
- Flexible Input Clock Buffer: Divide-by-1, -2, and -4
- Differential Full-Scale Input: 2 V_{PP} and 2.5 V_{PP} (Register Programmable)
- Package: 9-mm × 9-mm VQFN-64
- Power Dissipation: 850 mW/Ch
- Aperture Jitter: 85 f_S rms
- Internal Dither
- Channel Isolation: 100 dB
- Performance:
 - f_{IN} = 170 MHz at 2 V_{PP}, -1 dBFS
 - SNR: 73.3 dBFS
 - SFDR: 93 dBc for HD2, HD3
 - SFDR: 100 dBc for Non HD2, HD3
 - f_{IN} = 170 MHz at 2.5 V_{PP}, -1 dBFS
 - SNR: 74.7 dBFS
 - SFDR: 89 dBc for HD2, HD3 and 95 dBc for Non HD2, HD3

2 Applications

Tools &

Software

Communication and Cable Infrastructure

20

- Multi-Carrier, Multimode Cellular Receivers
- Radar and Smart Antenna Arrays
- Broadband Wireless
- Test and Measurement Systems
- Software-Defined and Diversity Radios
- Microwave and Dual-Channel I/Q Receivers
- Repeaters
- Power Amplifier Linearization

3 Description

The ADS42JB69 and ADS42JB49 are high-linearity, dual-channel, 16- and 14-bit, 250-MSPS, analog-todigital converters (ADCs). These devices support the JESD204B serial interface with data rates up to 3.125 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy making it easy to drive analog inputs up to very high input frequencies. A sampling clock divider allows more flexibility for system clock architecture design. The devices employ internal dither algorithms to provide excellent spurious-free dynamic range (SFDR) over a large input frequency range.

|--|

PART NUMBER	PACKAGE	INTERFACE OPTION	
		14-bit DDR or QDR LVDS	
AD542JD49		14-bit JESD204B	
		16-bit DDR or QDR LVDS	
ADS42JD09		16-bit JESD204B	

(1) For all available packages, see the orderable addendum at the end of the datasheet.



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014





Copyright © 2012–2014, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	ures	1				
2	App	lications	1				
3	Description						
4	Revi	sion History	3				
5	Devi	ce Comparison Table	5				
6	Pin (Configuration and Functions	5				
7	Spee	cifications	7				
	7.1	Absolute Maximum Ratings	7				
	7.2	ESD Ratings	7				
	7.3	Recommended Operating Conditions	<mark>8</mark>				
	7.4	Thermal Information	8				
	7.5	Electrical Characteristics: ADS42JB69 (16-Bit) .	9				
	7.6	Electrical Characteristics: ADS42JB49 (14-Bit) .	10				
	7.7	Electrical Characteristics: General	11				
	7.8	Digital Characteristics	12				
	7.9	Timing Characteristics	13				
	7.10	Typical Characteristics: ADS42JB69	15				
	7.11	Typical Characteristics: ADS42JB49	20				
	7.12	Typical Characteristics: Common	25				
	7.13	Typical Characteristics: Contour	26				
8	Para	meter Measurement Information	29				
9	Deta	iled Description	31				

	9.1	Overview	. 31
	9.2	Functional Block Diagram	. 31
	9.3	Feature Description	. 31
	9.4	Device Functional Modes	. 33
	9.5	Programming	. 39
	9.6	Register Maps	. 42
10	Арр	lication and Implementation	. 57
	10.1	Application Information	. 57
	10.2	Typical Application	. 57
11	Pow	ver Supply Recommendations	. 63
12	Lay	out	. 63
	12.1	Layout Guidelines	. 63
	12.2	Layout Example	. 65
13	Dev	ice and Documentation Support	. 66
	13.1	Device Support	. 66
	13.2	Documentation Support	. 68
	13.3	Related Links	. 68
	13.4	Trademarks	. 68
	13.5	Electrostatic Discharge Caution	. 68
	13.6	Glossary	. 68
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	. 68

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision E (August 2013) to Revision F	Page
•	Changed format to meet latest data sheet standards	1
•	Added ESD Ratings table and Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	1
•	Changed title of Device Comparison Table	5
•	Changed title of Pin Functions table	6
•	Deleted Ordering Information table	7
•	Corrected names of registers 10h, 11h, 12h, and 13h in Table 13	42
Cł	hanges from Revision D (August 2013) to Revision E	Page
•	Changed document status to Production Data	1
Cł	hanges from Revision C (July 2013) to Revision D	Page
•	Updated front page block diagram	2

•	Changed 2-V _{PP} Full-Scale INI	maximum specification in	ADS42JB49 Electrical	Characteristics table	10
---	--	--------------------------	----------------------	-----------------------	----

Changes from Revision B (July 2013) to Revision C

•	Added Internal Dither in Features Section	1
•	Changed From "The devices provide excellent" to "The devices employ internal dither algorithms to provide"	1
•	Changed 2-V _{PP} Full-Scale <i>INL</i> maximum specification in ADS42JB69 Electrical Characteristics table	9

Page



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

www.ti.com

Page

•	Deleted 2.5-V _{PP} Full-Scale INL maximum specification in ADS42JB69 Electrical Characteristics table
•	Changed 2-V _{PP} Full-Scale <i>INL</i> maximum specification in ADS42JB49 Electrical Characteristics table
•	Deleted 2.5-V _{PP} Full-Scale INL maximum specification in ADS42JB49 Electrical Characteristics table 10
•	Changed E _{GREF} specifications in General Electrical Characteristics table

Changes from Revision A (November 2012) to Revision B

Changed document status to Mixed Status 1

Copyright © 2012–2014, Texas Instruments Incorporated



5 Device Comparison Table

INTERFACE OPTION	14-BIT, 160 MSPS	14-BIT, 250 MSPS	16-BIT, 250 MSPS	
DDR or QDR LVDS	_	ADS42LB49	ADS42LB69	
JESD204B	ADS42JB46	ADS42JB49	ADS42JB69	

6 Pin Configuration and Functions



ADS42JB49, ADS42JB69 SLAS900F – OCTOBER 2012 – REVISED DECEMBER 2014

www.ti.com

Texas Instruments

Pin Functions: JESD204B Output Interface

PIN				DECODIDION	
NAME	NO.	I/O	FUNCTION	DESCRIPTION	
AGND	12, 15, 19, 20, 23, 26, 28, 34, 37	I	Supply	Analog ground	
AVDD	11, 16, 18, 22, 27, 31, 33, 38, 40	I	Supply	1.8-V analog power supply	
AVDD3V	17, 32	I	Supply	3.3-V analog supply for analog buffer	
CLKINM	24	I	Clock	Differential ADC clock input	
CLKINP	25	I	Clock	Differential ADC clock input	
CTRL1	39	I	Control	Power-down control with an internal 150-k Ω pull-down resistor	
CTRL2	10	I	Control	Power-down control with an internal 150-k Ω pull-down resistor	
DA0P/M	54, 53	0	Interface	JESD204B serial data output for channel A, lane 0	
DA1P/M	52,51	0	Interface	JESD204B serial data output for channel A, lane 1	
DB0P/M	56,57	0	Interface	JESD204B serial data output for channel B, lane 0	
DB1P/M	58,59	0	Interface	JESD204B serial data output for channel B, lane 1	
DGND	1, 3, 46, 48, 50, 63	I	Supply	Digital ground	
DRVDD	2, 7, 47, 49, 60, 64	I	Supply	Digital 1.8-V power supply	
INAM	35	I	Input	Differential analog input for channel A	
INAP	36	I	Input	Differential analog input for channel A	
INBM	14	I	Input	Differential analog input for channel B	
INBP	13	I	Input	Differential analog input for channel B	
IOVDD	55	I	Supply	Digital 1.8-V power supply for the JESD204B transmitter	
MODE	4	I	Control	Connect to GND	
OVRA	61	0	Interface	Overrange indication channel A in CMOS output format.	
OVRB	62	0	Interface	Overrange indication channel B in CMOS output format.	
PDN_GBL	6	I	Control	Global power down. Active high with an internal 150-k Ω pull-down resistor.	
RESET	44	I	Control	Hardware reset; active high. This pin has an internal 150-k Ω pull-down resistor.	
SCLK	43	I	Control	Serial interface clock input. This pin has an internal 150-k Ω pull-down resistor.	
SDATA	42	I	Control	Serial interface data input. This pin has an internal 150-k Ω pull-down resistor.	
SDOUT	45	0	Control	Serial interface data output	
SEN	41	I	Control	Serial interface enable. This pin has an internal 150-k Ω pull-up resistor.	
STBY	5	I	Control	Standby. Active high with an internal 150-k Ω pull-down resistor.	
SYNC~P	9	I	Interface	Synchronization input for JESD204B port	
SYNC~M	8	I	Interface	Synchronization input for JESD204B port	
SYSREFM	30	Ι	Clock	External SYSREF input (subclass 1)	
SYSREFP	29	I	Clock	External SYSREF input (subclass 1)	
VCM	21	0	Output	1.9-V common-mode output voltage for analog inputs	
Thermal pad	_	GND	Ground	Connect to ground plane	

Copyright © 2012–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	AVDD3V		3.6	V
Currente unalta ene	AVDD	-0.3	2.1	V
Supply voltage	DRVDD	-0.3	2.1	V
	IOVDD	-0.3	2.1	V
Voltage between AGND and D	GND	-0.3	0.3	V
	INAP, INBP, INAM, INBM	-0.3	3	V
	CLKINP, CLKINM	-0.3	minimum (2.1, AVDD + 0.3)	V
Voltage applied to input pins	SYNC~P, SYNC~M	-0.3	minimum (2.1, AVDD + 0.3)	V
Voltage applied to input plils	SYSREFP, SYSREFM	-0.3	minimum (2.1, AVDD + 0.3)	V
	SCLK, SEN, SDATA, RESET, PDN_GBL, CTRL1, CTRL2, STBY, MODE	-0.3	3.9	V
	Operating free-air, T _A	-40	+85	°C
Temperature	Operating junction, T _J		+125	°C
	Storage, T _{stg}	-65	+150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

www.ti.com

ISTRUMENTS

EXAS

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	NOM	MAX	UNIT
SUPPLIES						
AVDD	Analog supply voltage		1.7	1.8	1.9	V
AVDD3V	Analog buffer supply voltage		3.15	3.3	3.45	V
DRVDD	Digital supply voltage		1.7	1.8	1.9	V
IOVDD	Output buffer supply voltage		1.7	1.8	1.9	V
ANALOG INPU	TS		·			
V		Default after reset		2		V _{PP}
V _{ID}	Differential input voltage range	Register programmable ⁽²⁾		2.5		V _{PP}
V _{ICR}	Input common-mode voltage		VCM :	± 0.025		V
	Maximum analog input frequency v	vith 2.5-V _{PP} input amplitude		250		MHz
	Maximum analog input frequency with 2-V _{PP} input amplitude 400					MHz
CLOCK INPUT					,	
	Input clock complexate	10x mode	60		250	MSPS
	Input clock sample rate	20x mode	40		156.25	MSPS
		Sine wave, ac-coupled	0.3 ⁽³⁾	1.5		V _{PP}
	Input clock amplitude differential	LVPECL, ac-coupled		1.6		V _{PP}
	$(V_{CLKP} - V_{CLKM})$	LVDS, ac-coupled		0.7		V _{PP}
		LVCMOS, single-ended, ac-coupled		1.5		V
	Input clock duty cycle		35%	50%	65%	
DIGITAL OUTP	UTS					
C _{LOAD}	Maximum external load capacitanc	e from each output pin to DRGND		3.3		pF
R _{LOAD}	Single-ended load resistance			+50		Ω
T _A	Operating free-air temperature		-40		+85	°C

(1) After power-up, to reset the device for the first time, use the RESET pin only. Refer to the *Register Initialization* section.

(2) For details, refer to the *Digital Gain* section.

(3) Refer to the Performance vs Clock Amplitude curves, Figure 28 and Figure 29.

7.4 Thermal Information

		ADS42JBx9	
	THERMAL METRIC ⁽¹⁾	RGC (QFN)	UNIT
		64 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	22.9	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	7.1	
R _{0JB} Junction-to-board thermal resistance		2.5	0C AM
Ψ _{JT}	Junction-to-top characterization parameter	0.1	0/10
Ψ_{JB}	Junction-to-board characterization parameter	2.5	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics: ADS42JB69 (16-Bit)

Typical values are at $T_A = +25^{\circ}$ C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle, -1-dBFS differential analog input, and sampling rate = 250 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range of $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V.

DADAMETED		TEST CONDITIONS	2-V _{PP} FULL-SCALE			2.5-V _{PP} FULL-SCALE			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT
		f _{IN} = 10 MHz		74			75.9		dBFS
		f _{IN} = 70 MHz		73.8			75.6		dBFS
SNR	Signal-to-noise ratio	f _{IN} = 170 MHz	70.8	73.3			74.7		dBFS
		f _{IN} = 230 MHz		72.6			74		dBFS
		f _{IN} = 10 MHz		73.9			75.7		dBFS
		f _{IN} = 70 MHz		73.7			75.3		dBFS
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 170 MHz	69.6	73.2			74.5		dBFS
		f _{IN} = 230 MHz		72.2			73.1		dBFS
		f _{IN} = 10 MHz		95			90		dBc
0500	Spurious-free dynamic range	f _{IN} = 70 MHz		91			88		dBc
SFDR	(including second and third harmonic distortion)	f _{IN} = 170 MHz	81	93			89		dBc
		f _{IN} = 230 MHz		84			82		dBc
		f _{IN} = 10 MHz		92			88		dBc
TUD	-	f _{IN} = 70 MHz		89			86		dBc
THD	lotal harmonic distortion	f _{IN} = 170 MHz	78	91			86		dBc
		f _{IN} = 230 MHz		82			80		dBc
		f _{IN} = 10 MHz		95			95		dBc
		f _{IN} = 70 MHz		91			88		dBc
HD2	2nd-order harmonic distortion	f _{IN} = 170 MHz	81	93			94		dBc
		f _{IN} = 230 MHz		84			82		dBc
		f _{IN} = 10 MHz		95			90		dBc
1150		f _{IN} = 70 MHz		96			93		dBc
HD3	3rd-order narmonic distortion	f _{IN} = 170 MHz	81	94			89		dBc
		f _{IN} = 230 MHz		86			84		dBc
		f _{IN} = 10 MHz		102			102		dBc
	Worst spur	f _{IN} = 70 MHz		103			103		dBc
	harmonics)	f _{IN} = 170 MHz	87	100			95		dBc
	,	f _{IN} = 230 MHz		99			93		dBc
	Two-tone intermodulation	$f_1 = 46 \text{ MHz}, f_2 = 50 \text{ MHz},$ each tone at -7 dBFS		97			95		dBFS
IIVID	distortion	$f_1 = 185 \text{ MHz}, f_2 = 190 \text{ MHz},$ each tone at -7 dBFS		90			89		dBFS
	Crosstalk	20-MHz, full-scale signal on channel under observation; 170-MHz, full-scale signal on other channel		100			100		dB
	Input overload recovery	Recovery to within 1% (of full- scale) for 6-dB overload with sine- wave input		1			1		Clock cycle
PSRR	AC power-supply rejection ratio	For 50-mV _{PP} signal on AVDD supply, up to 10 MHz		> 40			> 40		dB
ENOB	Effective number of bits	$f_{IN} = 170 \text{ MHz}$		11.9			12.1		LSBs
DNL	Differential nonlinearity	f _{IN} = 170 MHz		±0.6			±0.6		LSBs
INL	Integrated nonlinearity	f _{IN} = 170 MHz		±3	±8		±3.5		LSBs

Copyright © 2012–2014, Texas Instruments Incorporated

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

7.6 Electrical Characteristics: ADS42JB49 (14-Bit)

Typical values are at $T_A = +25^{\circ}$ C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle, -1-dBFS differential analog input, and sampling rate = 250 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range of $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V.

DADAMETED		TEST CONDITIONS	2-V _{PP} FULL-SCALE		2.5-V _{PP} FULL-SCALE				
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
		f _{IN} = 10 MHz		73.4			75		dBFS
		f _{IN} = 70 MHz		73.2			74.7		dBFS
SINK	Signal-to-hoise ratio	f _{IN} = 170 MHz	69.5	72.7			74		dBFS
		f _{IN} = 230 MHz		72.2			73.4		dBFS
		f _{IN} = 10 MHz		73.3			74.8		dBFS
	Cignal to paigo and distortion ratio	f _{IN} = 70 MHz		73.1			74.5		dBFS
SINAD	Signal-to-hoise and distortion ratio	f _{IN} = 170 MHz	68.5	72.7			73.8		dBFS
		f _{IN} = 230 MHz		71.8			72.6		dBFS
		f _{IN} = 10 MHz		95			90		dBc
	Spurious-free dynamic range	f _{IN} = 70 MHz		91			88		dBc
SFUR	harmonic distortion)	f _{IN} = 170 MHz	79	93			89		dBc
	,	f _{IN} = 230 MHz		84			82		dBc
		f _{IN} = 10 MHz		92			88		dBc
TUD	Total barrancia distantian	f _{IN} = 70 MHz		89			86		dBc
THD	Total narmonic distortion	f _{IN} = 170 MHz	76	90			86		dBc
		f _{IN} = 230 MHz		82			80		dBc
		f _{IN} = 10 MHz		95			95		dBc
		f _{IN} = 70 MHz		91			88		dBc
HD2	2nd-order narmonic distortion	f _{IN} = 170 MHz	79	93			94		dBc
		f _{IN} = 230 MHz		84			82		dBc
		f _{IN} = 10 MHz		95			90		dBc
	Quel audau haunaania diatantian	f _{IN} = 70 MHz		96			93		dBc
HD3	ard-order narmonic distortion	f _{IN} = 170 MHz	79	94			89		dBc
		f _{IN} = 230 MHz		86			84		dBc
		f _{IN} = 10 MHz		102			102		dBc
	Worst spur	f _{IN} = 70 MHz		103			103		dBc
	harmonics)	f _{IN} = 170 MHz	87	101			95		dBc
		f _{IN} = 230 MHz		99			93		dBc
	Two-tone intermodulation	$f_1 = 46 \text{ MHz}, f_2 = 50 \text{ MHz},$ each tone at -7 dBFS		97			95		dBFS
IIVID	distortion	$f_1 = 185 \text{ MHz}, f_2 = 190 \text{ MHz},$ each tone at -7 dBFS		90			89		dBFS
	Crosstalk	20-MHz, full-scale signal on channel under observation; 170-MHz, full-scale signal on other channel		100			100		dB
	Input overload recovery	Recovery to within 1% (of full- scale) for 6-dB overload with sine- wave input		1			1		Clock cycle
PSRR	AC power-supply rejection ratio	For a 50-mV _{PP} signal on AVDD supply, up to 10 MHz		> 40			> 40		dB
ENOB	Effective number of bits	f _{IN} = 170 MHz		11.8			12		LSBs
DNL	Differential nonlinearity	f _{IN} = 170 MHz		±0.15			±0.15		LSBs
INL	Integrated nonlinearity	f _{IN} = 170 MHz		±0.75	±3		±0.9		LSBs



www.ti.com



7.7 Electrical Characteristics: General

Typical values are at +25°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle, -1dBFS differential analog input, and sampling rate = 250 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANALOG IN	PUTS					
V	Differential input voltage	Default (after reset)		2		V _{PP}
VID	range	Register programmed ⁽¹⁾		2.5		V _{PP}
		Differential input resistance (at 170 MHz)		1.2		kΩ
		Differential input capacitance (at 170 MHz)		4		pF
	Analog input bandwidth	With 50- Ω source impedance, and 50- Ω termination		900		MHz
VCM	Common-mode output voltage			1.9		V
	VCM output current capability			10		mA
DC ACCUR	ACY					
	Offset error		-20		20	mV
E _{GREF}	Gain error as a result of internal reference inaccuracy alone			±2		%FS
E _{GCHAN}	Gain error of channel alone			-5		%FS
	Temperature coefficient of E _{GCHAN}			0.01		∆%/°C
POWER SU	PPLY					
IAVDD	Analog supply current			128	160	mA
IAVDD3V	Analog buffer supply current			290	330	mA
IDRVDD	Digital supply current			228	252	mA
IOVDD	Output buffer supply current	50- Ω external termination from pin to IOVDD, f_{IN} = 2.5 MHz		60	100	mA
	Analog power			231		mW
	Analog buffer power			957		mW
	Digital power			410		mW
	Power consumption by output buffer	50- Ω external termination from pin to IOVDD, f_{IN} = 2.5 MHz		109		mW
	Total power			1.7	1.96	W
	Global power-down				160	mW

(1) Refer to the Serial Interface section.

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



www.ti.com

7.8 Digital Characteristics

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level '0' or '1'. AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	INPUTS (RESET, SCLK, SEN, SDA	TA, PDN_GBL, STBY, CTRL1, CTRL2, MODE)	(1)			
	High-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels	1.2			V
	Low-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels			0.4	V
		SEN		0		μA
	High-level input current	RESET, SCLK, SDATA, PDN_GBL, STBY, CTRL1, CTRL2, MODE		10		μA
		SEN		10		μA
	Low-level input current	RESET, SCLK, SDATA, PDN_GBL, STBY, CTRL1, CTRL2, MODE		0		μA
DIGITAL	INPUTS (SYNC~P, SYNC~M, SYSR	EFP, SYSREFM)				
	High-level input voltage			1.3		V
	Low-level input voltage			0.5		V
V _{CM_DIG}	Input common-mode voltage			0.9		V
DIGITAL	OUTPUTS (SDOUT, OVRA, OVRB)					
	High-level output voltage		DRVDD - 0.1	DRVDD		V
	Low-level output voltage				0.1	V
DIGITAL	OUTPUTS (JESD204B Interface: D	A[0,1], DB[0,1]) ⁽²⁾				
	High-level output voltage			IOVDD		V
	Low-level output voltage		IO	/DD – 0.4		V
V _{OD}	Output differential voltage			0.4		V
V _{OCM}	Output common-mode voltage		IO	/DD – 0.2		V
	Transmitter short-circuit current	Transmitter terminals shorted to any voltage between -0.25 V and 1.45 V	-100		100	mA
	Single-ended output impedance			50		Ω
	Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

 RESET, SCLK, SDATA, PDN_GBL, STBY, CTRL1, CTRL2 and MODE pins have 150-kΩ (typical) internal pull-down resistor to ground, while SEN pin has 150-kΩ (typical) pull-up resistor to AVDD.

(2) $50-\Omega$, single-ended external termination to IOVDD.



7.9 Timing Characteristics

Typical values are at +25°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle, -1dBFS differential analog input, and sampling rate = 250 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V. See Figure 1.

	PARAMETER TEST CONDITIONS		MIN	TYP	МАХ	UNIT
SAMPLE T	MING CHARACTERISTICS					
	Aperture delay		0.4	0.7	1.1	ns
		Between two channels on the same device		±70		ps
	Aperture delay matching	Between two devices at the same temperature and supply voltage		±150		ps
	Aperture jitter			85		f _S rms
	Make up time	Time to valid data after coming out of STANDBY mode		50	200	μs
	wake-up time	Time to valid data after coming out of global power-down		250	1000	μs
t _{SU_SYNC~}	Setup time for SYNC~	Referenced to input clock rising edge	400			ps
t _{H_SYNC~}	Hold time for SYNC~	Referenced to input clock rising edge	100			ps
t_{SU_SYSREF}	Setup time for SYSREF	Referenced to input clock rising edge	400			ps
t _{H_SYSREF}	Hold time for SYSREF	Referenced to input clock rising edge	100			ps
CML OUTP	UT TIMING CHARACTERIS	TICS				
	Unit interval		320		1667	ps
	Serial output data rate				3.125	Gbps
	Total iittar	2.5 Gbps (10x mode, f _S = 250 MSPS)		0.28		_{P-P} UI
	rotar jiller	3.125 Gbps (20x mode, f _S = 156.25 MSPS)		0.3		_{P-P} UI
t _R , t _F	Data rise time, data fall time	Rise and fall times measured from 20% to 80%, differential output waveform, 600 Mbps \leq bit rate \leq 3.125 Gbps		105		ps

Table 1. Latency in Different Modes⁽¹⁾⁽²⁾

MODE	PARAMETER	LATENCY (N Cycles)	TYPICAL DATA DELAY (t _D , ns)
	ADC latency	23	0.65 × t _S + 3
	Normal OVR latency	14	6.7
10x	Fast OVR latency	9	6.7
	from SYNC~ falling edge to CGS phase ⁽³⁾	16	0.65 × t _S + 3
	from SYNC~ rising edge to ILA sequence ⁽⁴⁾	25	0.65 × t _S + 3
	ADC latency	22	0.85 × t _S + 3
	Normal OVR latency	14	6.7
20x	Fast OVR latency	9	6.7
	from SYNC~ falling edge to CGS phase ⁽³⁾	15	0.85 × t _S + 3
	from SYNC~ rising edge to ILA sequence ⁽⁴⁾	16	0.85 × t _S + 3

(3) Latency is specified for subclass 2. In subclass 0, the SYNC~ falling edge to CGS phase latency is 16 clock cycles in 10x mode and 15 clock cycles in 20x mode.

Latency is specified for subclass 2. In subclass 0, the SYNC~ rising edge to ILA sequence latency is 11 clock cycles in 10x mode and (4) 11 clock cycles in 20x mode.





(2) x = A for channel A and B for channel B.





7.10 Typical Characteristics: ADS42JB69





ADS42JB49, ADS42JB69 SLAS900F – OCTOBER 2012 – REVISED DECEMBER 2014

www.ti.com

Typical Characteristics: ADS42JB69 (continued)





Typical Characteristics: ADS42JB69 (continued)





ADS42JB49, ADS42JB69 SLAS900F – OCTOBER 2012 – REVISED DECEMBER 2014

www.ti.com

Typical Characteristics: ADS42JB69 (continued)





Typical Characteristics: ADS42JB69 (continued)



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

www.ti.com

NSTRUMENTS

EXAS

7.11 Typical Characteristics: ADS42JB49





Typical Characteristics: ADS42JB49 (continued)





Typical Characteristics: ADS42JB49 (continued)





Typical Characteristics: ADS42JB49 (continued)





Typical Characteristics: ADS42JB49 (continued)

Typical values are at $T_A = +25^{\circ}$ C, full temperature range is $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, ADC sampling rate = 250 MSPS, 50% clock duty cycle, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, -1-dBFS differential input, 2-V_{PP} full-scale, and 32k-point FFT, unless otherwise noted.



Copyright © 2012-2014, Texas Instruments Incorporated



7.12 Typical Characteristics: Common



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



www.ti.com

7.13 Typical Characteristics: Contour

Typical values are at $T_A = +25^{\circ}$ C, full temperature range is $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, ADC sampling rate = 250 MSPS, 50% clock duty cycle, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, -1-dBFS differential input, 2-V_{PP} full-scale, and 64k-point FFT, unless otherwise noted.



7.13.1 Spurious-Free Dynamic Range (SFDR): General





Figure 69. 6-dB Gain (SFDR)



7.13.2 Signal-to-Noise Ratio (SNR): ADS42JB69







Figure 71. 6-dB Gain (SNR, ADS42JB69)

TEXAS INSTRUMENTS

7.13.3 Signal-to-Noise Ratio (SNR): ADS42JB49







Figure 73. 6-dB Gain (SNR, ADS42JB49)





8 Parameter Measurement Information













Parameter Measurement Information (continued)



Figure 77. SYNC~ Timing (Subclass 2)



9 Detailed Description

9.1 Overview

The ADS42JB69 and ADS42JB49 is a family of high linearity, buffered analog input, dual-channel ADCs with maximum sampling rates up to 250 MSPS employing JESD204B interface. The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 23 clock cycles. The output is available in CML logic levels following JESD204B standard.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Digital Gain

The device includes gain settings that can be used to obtain improved SFDR performance (compared to no gain). Gain is programmable from -2 dB to 6 dB (in 0.5-dB steps). For each gain setting, the analog input full-scale range scales proportionally. Table 2 shows how full-scale input voltage changes when digital gain are programmed in 1-dB steps. Refer to Table 19 to set digital gain using a serial interface register.

SFDR improvement is achieved at the expense of SNR; for 1 dB increase in digital gain, SNR degrades approximately between 0.5 dB and 1 dB. Therefore, gain can be used as a trade-off between SFDR and SNR. Note that the default gain after reset is 0 dB with a $2.0-V_{PP}$ full-scale voltage.

DIGITAL GAIN	FULL-SCALE INPUT VOLTAGE
-2 dB	2.5 V _{PP} ⁽¹⁾
-1 dB	2.2 V _{PP}
0 dB (default)	2.0 V _{PP}
1 dB	1.8 V _{PP}
2 dB	1.6 V _{PP}
3 dB	1.4 V _{PP}
4 dB	1.25 V _{PP}
5 dB	1.1 V _{PP}
6 dB	1.0 V _{PP}

Table 2. Full-Scale Range Across Gains

(1) Shaded cells indicate performance settings used in the *Electrical Characteristics* and *Typical Characteristics*.

9.3.2 Input Clock Divider

The device is equipped with an internal divider on the clock input. This divider allows operation with a faster input clock, simplifying the system clock distribution design. The clock divider can be bypassed (divide-by-1) for operation with a 250-MHz clock. The divide-by-2 option supports a maximum 500-MHz input clock and the divide-by-4 option supports a maximum 1-GHz input clock frequency.

9.3.3 Overrange Indication

The device provides two different overrange indications. Normal OVR (default) is triggered if the final 16-bit data output exceeds the maximum code value. Fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only nine clock cycles, thus enabling a quicker reaction to an overrange event. By default, the normal overrange indication is output on the OVRA and OVRB pins. Using the register bit FAST OVR EN, the fast OVR indication can be presented on the overrange pins instead.

The input voltage level at which the overload is detected is referred to as the threshold and is programmable using the FAST OVR THRESHOLD bits. FAST OVR is triggered nine output clock cycles after the overload condition occurs. The threshold voltage amplitude at which fast OVR is triggered is: $1 \times [\text{the decimal value of the FAST OVR THRESH bits}] / 127$

When digital is programmed (for gain values > 0 dB), the threshold voltage amplitude is: $10^{-Gain / 20} \times [$ the decimal value of the FAST OVR THRESH bits] / 127

9.3.4 Pin Controls

The device power-down functions can be controlled either through the parallel control pins (STBY, PDN_GBL, CTRL1, and CTRL2) or through an SPI register setting.

STBY places the device in a standby power-down mode. PDN_GBL places the device in global power-down mode.

CTRL1	CTRL2	DESCRIPTION
Low	Low	Normal operation
High	Low	Channel A powered down
Low	High	Channel B powered down
High	High	Global power-down

Table 3. CTRL1, CTRL2 Pin Functions

Table 4. PDN_GBL Pin Function

PDN_GBL	DESCRIPTION
Low	Normal operation
High	Global power-down. Wake-up from this mode is slow.

www.ti.com



SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

Table 5. STBY Pin Function

STBY	DESCRIPTION
Low	Normal operation
High	ADCs are powered down while the input clock buffer and output CML buffers are alive. Wake-up from this mode is fast.

9.4 Device Functional Modes

9.4.1 JESD204B Interface

The JESD interface of ADS42JB49 and ADS42JB69, as shown in Figure 78, supports device subclasses 0, 1, and 2 with a maximum output data rate (per lane) of 3.125 Gbps.

An external SYSREF (subclass 1) or SYNC~ (subclass 2) signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This alignment allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty.



Figure 78. JESD204B Interface

Depending on the ADC sampling rate, the JESD204B output interface can be operated with either one or two lanes per ADC. The JESD204B interface can be configured using serial registers.

The JESD204B transmitter block (Figure 79) consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format and manages if the ADC output data or test patterns are transmitted. The link layer performs the 8b and 10b data encoding as well as the synchronization and initial lane alignment using the SYNC~ input signal. Optionally, data from the transport layer can be scrambled.



Figure 79. JESD204B Block

9.4.1.1 JESD204B Initial Lane Alignment (ILA)

When receiving device asserts the SYNC~ signal (i.e a logic low signal is applied on SYNC~P - SYNC~M), the device begins transmitting comma (K28.5) characters to establish code group synchronization (CGS).

Copyright © 2012–2014, Texas Instruments Incorporated

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



www.ti.com

Device Functional Modes (continued)

When synchronization is complete, the receiving device de-asserts the SYNC~ signal and the ADS42JB49 and ADS42JB69 begin the initial lane alignment (ILA) sequence with the next local multiframe clock boundary. The device transmits four multiframes, each containing K frames (where K is SPI programmable). Each multiframe contains the frame start and end symbols; the second multiframe also contains the JESD204 link configuration data.

9.4.1.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The device supports a clock output, an encoded, and a PRBS $(2^{15} - 1)$ pattern. These patterns can be enabled by serial register write in address 26h, bits D[7:6].

9.4.1.3 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

- L is the number of lanes per Lane.
- M is the number of converters per device.
- F is the number of octets per frame clock period.
- S is the number of samples per frame.

Table 6 lists the available JESD204B formats and valid device ranges. Ranges are limited by the maximum ADC sample frequency and the SERDES line rate.

Table 6. JESD240B Ranges

L	м	F	S	MAX ADC SAMPLING RATE (MSPS)	MAX f _{SERDES} (Gbps)
4	2	1	1	250	2.5
2	2	2	1	156.25	3.125

The detailed frame assembly in 10x and 20x modes for dual-channel operation is shown in Table 7. Note that unused lanes in 10x mode become 3-stated.

LANE	LMF = 421			LMF = 421 LMF = 222						
DA0	A ₀ [15:8]	A ₁ [15:8]	A ₂ [15:8]		A ₀ [15:8]	A ₀ [7:0]	A ₁ [15:8]	A ₁ [7:0]	A ₂ [15:8]	A ₂ [7:0]
DA1	A ₀ [7:0]	A ₁ [7:0]	A ₂ [7:0]		—		_	—	—	—
DB0	B ₀ [15:8]	B ₁ [15:8]	B ₂ [15:8]		B ₀ [15:8]	B ₀ [7:0]	B ₁ [15:8]	B ₁ [7:0]	B ₂ [15:8]	B ₂ [7:0]
DB1	B ₀ [7:0]	B ₁ [7:0]	B ₂ [7:0]		_	-	_	_	—	—

Table 7. Frame Assembly for Dual-Channel Mode⁽¹⁾

(1) In ADS42JB49 two LSBs of 16-bit data are padded with 00.



9.4.1.4 JESD Link Configuration

During the lane alignment sequence, the ADS42JB69 and ADS42JB49 transmit JESD204B configuration parameters in the second multi-frame of the ILA sequence. Configuration bits are mapped in octets, as per the JESD204B standard described in Figure 80 and Table 8.



Figure 80. Initial Lane Alignment Sequence

OCTET NO.	MSB	D6	D5	D4	D3	D2	D1	LSB		
0	DID[7:0]									
1		ADJCI	NT[3:0]		BID[3:0]					
2	Х	ADJDIR[0]	PHADJ[0]		LID[4:0]					
3	SCR[0]			L[4:0]						
4	F[7:0]									
5					K[4:0]					
6	M[7:0]									
7	CS	[1:0]	Х		N[4:0]					
8	S	SUBCLASSV[2:0)]		N'[4:0]					
9		JESDV[2:0]				S[4:0]				
10	HD[0]	Х	Х	CF[4:0]						
11	RES1[7:0]									
12	RES2[7:0]									
13	FCHK[7:0]									

Table 8. Mapping of Configuration Bits to Octets

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

www.ti.com

9.4.1.4.1 Configuration for 2-Lane (20x) SERDES Mode

Table 9 lists the values of the JESD204B configuration bits applicable for the 2-lane SERDES Mode. The default value of these bits after reset is also specified in the table.

PARAMETER	DESCRIPTION	PARAMETER RANGE	FIELD	ENCODING	DEFAULT VALUE AFTER RESET	
ADJCNT	Number of adjustment resolution steps to adjust DAC LMFC. Applies to subclass 2 operation only.	0-15	ADJCNT[3:0]	Binary value	0	
ADJDIR	Direction to adjust DAC LMFC 0 : Advance 1 : Delay applies to subclass 2 operation only	0-1	ADJDIR[0]	Binary value	0	
BID	Bank ID – extension to DID	0-15	BID[3:0]	Binary value	0	
CF	No. of control words per frame clock period per link	0-32	CF[4:0]	Binary value	0	
CS	No. of control bits per sample	0-3	CS[1:0]	Binary value	0	
DID	Device (= link) identification no.	0-255	DID[7:0]	Binary value	0	
F	No. of octets per frame	1-256	F[7:0]	Binary value minus 1	1	
HD	High-density format	0-1	HD[0]	Binary value	0	
JESDV	JESD204 version 000 : JESD204A 001 : JESD204B	0-7	JESDV[2:0]	Binary value	1	
к	No. of frames per multi-frame	1-32	K[4:0]	Binary value minus 1	8	
L	No. of lanes per converter device (link)	1-32	L[4:0]	Binary value minus 1	0	
LID	Lane identification no. (within link)	0-31	LID[4:0]	Binary value	LID[0] = 0, LID[1] = 1	
М	No. of converters per device	1-256	M[7:0]	Binary value minus 1	1	
Ν	Converter resolution	1-32	N[4:0]	Binary value minus 1	15	
N'	Total no. of bits per sample	1-32	N'[4:0]	Binary value minus 1	15	
PHADJ	Phase adjustment request to DAC subclass 2 only.	0-1	PHADJ[0]	Binary value	0	
S	No. of samples per converter per frame cycle	1-32	S[4:0]	Binary value minus 1	0	
SCR	Scrambling enabled	0-1	SCR[0]	Binary value	0	
SUBCLASSV	Device subclass version 000 : Subclass 0 001 : Subclass 1 010 : Subclass 2	0-7	SUBCLASSV[2:0]	Binary value	2	
RES1	Device subclass version 000 : Subclass 0 001 : Subclass 1 010 : Subclass 2	0-255	RES1[7:0]	Binary value	0	
RES2	Reserved field 2	0-255	RES2[7:0]	Binary value	0	
CHKSUM	Checksum Σ (all above fields) mod 256	0-255	FCHK[7:0]	Binary value	44, 45	

Table 9. Configuration for 2-Lane SERDES Mode


9.4.1.4.2 Configuration for 4-Lane (10x) SERDES Mode

Table 10 lists the values of the JESD204 configuration bits applicable for the 4-lane SERDES Mode. The default value of these bits after reset is also specified in the table.

PARAMETER	DESCRIPTION	PARAMETER RANGE	FIELD	ENCODING	DEFAULT VALUE AFTER RESET
ADJCNT	Number of adjustment resolution steps to adjust DAC LMFC. Applies to subclass 2 operation only.	0-15	ADJCNT[3:0]	Binary value	0
ADJDIR	Direction to adjust DAC LMFC 0 : Advance 1 : Delay applies to subclass 2 operation only	0-1	ADJDIR[0]	Binary value	0
BID	Bank ID; extension to DID	0-15	BID[3:0]	Binary value	0
CF	No. of control words per frame clock period per link	0-32	CF[4:0]	Binary value	0
CS	No. of control bits per sample	0-3	CS[1:0]	Binary value	0
DID	Device (= link) identification no.	0-255	DID[7:0]	Binary value	0
F	No. of octets per frame	1-256	F[7:0]	Binary value minus 1	0
HD	High-density format	0-1	HD[0]	Binary value	1
JESDV	JESD204 version 000 : JESD204A 001 : JESD204B	0-7	JESDV[2:0]	Binary value	1
к	No. of frames per multi-frame	1-32	K[4:0]	Binary value minus 1	16
L	No. of lanes per converter device (link)	1-32	L[4:0]	Binary value minus 1	3
LID	Lane identification no (within link)	0-31	LID[4:0]	Binary value	LID[0] = 0, LID[1] = 1, LID[2] = 2, LID[3] = 3
М	No. of converters per device	1-256	M[7:0]	Binary value minus 1	1
Ν	Converter resolution	1-32	N[4:0]	Binary value minus 1	15
N'	Total no. of bits per sample	1-32	N'[4:0]	Binary value minus 1	15
PHADJ	Phase adjustment request to DAC subclass 2 only.	0-1	PHADJ[0]	Binary value	0
S	No. of samples per converter per frame cycle	1-32	S[4:0]	Binary value minus 1	0
SCR	Scrambling enabled	0-1	SCR[0]	Binary value	0
SUBCLASSV	Device subclass version 000 : Subclass 0 001 : Subclass 1 010 : Subclass 2	0-7	SUBCLASSV[2:0]	Binary value	2
RES1	Device subclass version 000 : Subclass 0 001 : Subclass 1 010 : Subclass 2	0-255	RES1[7:0]	Binary value	0
RES2	Reserved field 2	0-255	RES2[7:0]	Binary value	0
CHKSUM	Checksum $\boldsymbol{\Sigma}$ (all above fields) mod 256	0-255	FCHK[7:0]	Binary value	54, 55, 56, 57

Table 10. Configuration for 4-Lane SERDES Mode

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



9.4.1.5 CML Outputs

The device JESD204B transmitter uses differential CML output drivers. The CML output current is programmable from 5 mA to 20 mA using register settings.

The output driver includes an internal 50- Ω termination to IOVDD supply. External 50- Ω termination resistors connected to receiver common-mode voltage should be placed close to receiver pins. AC coupling can be used to avoid the common-mode mismatch between transmitter and receiver, as shown in Figure 81.



Figure 81. CML Output Connections

Figure 82 and Figure 83 show the data eye measurements of the device JESD204B transmitter against the JESD204B transmitter mask at 2.5 GBPS (10x mode) and 3.125 GBPS (20x mode), respectively.





9.5 Programming

9.5.1 Device Configuration

The ADS42JB49 and ADS42JB69 can be configured using a serial programming interface, as described in the *Serial Interface* section. In addition, the device has four dedicated parallel pins (PDN_GBL, STBY, CTRL1, and CTRL2) for controlling the power-down modes.

9.5.2 Details of Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. SDATA serial data are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 16th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The interface functions with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with non-50% SCLK duty cycle.

9.5.2.1 Register Initialization

After power-up, the internal registers must be initialized to their default values through a **hardware reset** by applying a high pulse on the RESET pin (of widths greater than 10 ns), as shown in Figure 84. Later during operation, if required serial interface registers can be cleared by:

- 1. Either through a hardware reset or
- By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 08h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.



NOTE: After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin.

Figure 84. Reset Timing Diagram

		C C				
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t ₁	Power-on delay	Delay from AVDD and DRVDD power-up to active RESET pulse	1			ms
	Popot pulso width	Active RESET signal pulse width	10			ns
t ₂ Reset pulse width	Active RESET signal pulse width			1	μs	
t ₃	Register write delay	Delay from RESET disable to SEN active	100			ns

Table 11. Reset Timing ⁽¹⁾

(1) Typical values at +25°C; minimum and maximum values across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, unless otherwise noted.

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



www.ti.com

9.5.2.2 Serial Register Write

The internal device register can be programmed following these steps:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit to '0' (bit A7 of the 8-bit address).
- 3. Set bit A6 in the address field to '0'.
- 4. Initiate a serial interface cycle specifying the address of the register (A5 to A0) whose content must be written (as shown in Figure 85 and Table 12).
- 5. Write the 8-bit data that is latched on the SCLK rising edge.



Figure 85. Serial Register Write Timing Diagram

Table 12. Serial Interface Timing

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		20	MHz
t _{SLOADS}	SEN to SCLK setup time	25			ns
t _{SLOADH}	SCLK to SEN hold time	25			ns
t _{DSU}	SDIO setup time	25			ns
t _{DH}	SDIO hold time	25			ns

(1) Typical values are at +25°C, minimum and maximum values are across the full temperature range of $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, AVDD3V = 3.3 V, and AVDD = DRVDD = IOVDD = 1.8 V, unless otherwise noted.



9.5.2.3 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

- 1. Set bit A7 (MSB) of 8 bit address to '1'.
- 2. Write the address of register on bits A5 through A0 whose contents must be read. See Figure 86
- 3. The device outputs the contents (D7 to D0) of the selected register on the SDOUT pin (pin 45).
- 4. The external controller can latch the contents at the SCLK rising edge.

When serial registers are enabled for writing (bit A7 of 8-bit address bus is 0), the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure 86 shows a timing diagram of this readout mode. SDOUT comes out at the SCLK falling edge with an approximate delay (t_{SD_DELAY}) of 20 ns, as shown in Figure 87.



Figure 86. Serial Register Readout Timing Diagram



Figure 87. SDOUT Timing Diagram

9.6 Register Maps

Table 13 lists a summary of the serial interface registers.

REGISTER ADDRESS	REGISTER DATA									
A[7:0] (Hex)	D7	D6	D5	D4	D3	D2	D1	D0		
06	0	0	0	0	0	0	CLK	C DIV		
07	0	0	0	0	0		SYSREF DELA	Y		
08	PDN CHA	PDN CHB	STDBY	DATA FORMAT	Always write 1	0	0	RESET		
0B			CHA GAIN			CHA GAIN EN	0	0		
0C			CHBGAIN			CHB GAIN EN	0	0		
0D	HIGH FREQ 1	0	0	HIGH FREQ 1	0	0	0	FAST OVR EN		
0E	HIGH FREQ 2	0	0	HIGH FREQ 2	0	0	0	0		
0F		CHA TEST	CHA TEST PATTERNS CHB TEST PATTERNS							
10		CUSTOM PATTERN 1[15:8]								
11		CUSTOM PATTERN 1[7:0]								
12		CUSTOM PATTERN 2[15:8]								
13		CUSTOM PATTERN 2[7:0]								
1F	Always write 0		FAST OVR THRESHOLD							
26	SERDES TES	ST PATTERN	IDLE SYNC	TESTMODE EN	FLIP ADC DATA	LAN ALIGN	FRAME ALIGN	TX LINK CONFIG DATA0		
27	0	0	0	0	0	0	CTRLK	CTRLF		
2B	SCRAMBLE EN	0	0	0	0	0	0	0		
2C	0	0	0	0	0	0	0	OCTETS PER FRAME		
2D	0	0	0		FRAME	ES PER MULTI	RAME			
30		SUBCLASS		0	0	0	0	0		
36	SYNC REQ	LMFC RESET MASK	LMFC RESET 0 0 OUTPUT CURRENT SEL							
37	LINK	LAYER TESTM	IODE	LINK LAYER RPAT	0	PL	ILSE DET MOD	ES		
38	FORCE LMFC COUNT		L		RELEASE	ILANE SEQ				

Table 13. Summary of Serial Interface Registers

Table 14. High-Frequency Modes Summary

REGISTER ADDRESS	VALUE	DESCRIPTION
Dh	90h	High-frequency modes should be enabled for input frequencies greater than 250 MHz.
Eh	90h	High-frequency modes should be enabled for input frequencies greater than 250 MHz.



9.6.1 Description of Serial Interface Registers

9.6.1.1 Register 6 (offset = 06h) [reset = 00h]

Figure 88. Register 6

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	CLK	(DIV
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. Register 6 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:2]	0	W	0h	Always write '0'
D[1:0]	CLK DIV	R/W	0h	Internal clock divider for input sample clock 00 : Divide-by-1 (clock divider bypassed) 01 : Divide-by-2 10 : Divide-by-1 11 : Divide-by-4

9.6.1.2 Register 7 (offset = 07h) [reset = 00h]

Figure 89. Register 7

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	SYSREF	DELAY
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. Register 7 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:2]	0	W	0h	Always write '0'
D[1:0]	SYSREF DELAY	R/W	Oh	Controls the delay of the SYSREF input with respect to the input clock. Typical values for the expected delay of different settings are: 000 : 0-ps delay 001 : 60-ps delay 010 : 120-ps delay 011 : 180-ps delay 100 : 240-ps delay 101 : 300-ps delay 110 : 360-ps delay 111 : 420-ps delay

9.6.1.3 Register 8 (offset = 08h) [reset = 00h]

Figure 90. Register 8

D7	D6	D5	D4	D3	D2	D1	D0
PDN CHA	PDN CHB	STDBY	DATA FORMAT	1	0	0	RESET
R/W-0h	R/W-0h	R/W-0h	R/W-0h	W-1h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17	. Register	8 Field	Descriptions
----------	------------	---------	--------------

Bit	Field	Туре	Reset	Description
D7	PDN CHA	R/W	0h	Power-down channel A 0 : Normal operation 1 : Channel A power-down
D6	PDN CHB	R/W	0h	Power-down channel B 0 : Normal operation 1 : Channel B power-down
D5	STBY	R/W	0h	Dual ADC is placed into standby mode 0 : Normal operation 1 : Both ADCs are powered down (input clock buffer and CML output buffers are alive)
D4	DATA FORMAT	R/W	0h	Digital output data format 0 : Twos complement 1 : Offset binary
D3	1	w	1h	Always write '1' Default value of this bit is '0'. This bit must always be set to '1'.
D[2:1]	0	W	0h	Always write '0'
D0	RESET	R/W	0h	Software reset applied This bit resets all internal registers to the default values and self- clears to '0'.



9.6.1.4 Register B (offset = 0Bh) [reset = 00h]

Figure 91. Register B

D7	D6	D5	D4	D3	D2	D1	D0
		CHA GAIN			CHA GAIN EN	0	0
		R/W-0h			R/W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. Register B Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:3]	CHA GAIN	R/W	0h	Digital gain for channel A (must set the CHA GAIN EN bit first, bit D2). Bit descriptions are listed in Table 19.
D2	CHA GAIN EN	R/W	0h	Digital gain enable bit for channel A 0 : Digital gain disabled 1 : Digital gain enabled
D[1:0]	0	W	0h	Always write '0'

Table 19. Digital Gain for Channel A

REGISTER VALUE	DIGITAL GAIN	FULL-SCALE INPUT VOLTAGE	REGISTER VALUE	DIGITAL GAIN	FULL-SCALE INPUT VOLTAGE
00000	0 dB	2.0 V _{PP}	01010	1.5 dB	1.7 V _{PP}
00001	Do not use	—	01011	2 dB	1.6 V _{PP}
00010	Do not use	—	01100	2.5 dB	1.5 V _{PP}
00011	–2.0 dB	2.5 V _{PP}	01101	3 dB	1.4 V _{PP}
00100	–1.5 dB	2.4 V _{PP}	01110	3.5 dB	1.3 V _{PP}
00101	–1.0 dB	2.2 V _{PP}	01111	4 dB	1.25 V _{PP}
00110	–0.5 dB	2.1 V _{PP}	10000	4.5 dB	1.2 V _{PP}
00111	0 dB	2.0 V _{PP}	10001	5 dB	1.1 V _{PP}
01000	0.5 dB	1.9 V _{PP}	10010	5.5 dB	1.05 V _{PP}
01001	1 dB	1.8 V _{PP}	10011	6 dB	1.0 V _{PP}

TEXAS INSTRUMENTS

www.ti.com

9.6.1.5 Register C (offset = 0Ch) [reset = 00h]

Figure 92. Register C

D7	D6	D5	D4	D3	D2	D1	D0
		CHB GAIN			CHB GAIN EN	0	0
		R/W-0h			R/W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20. Register C Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:3]	CHB GAIN	R/W	0h	Digital gain for channel B (must set the CHA GAIN EN bit first, bit D2). Bit descriptions are listed in Table 21.
D2	CHB GAIN EN	R/W	0h	Digital gain enable bit for channel B 0 : Digital gain disabled 1 : Digital gain enabled
D[1:0]	0	W	0h	Always write '0'

Table 21. Digital Gain for Channel B

REGISTER VALUE	DIGITAL GAIN	FULL-SCALE INPUT VOLTAGE	REGISTER VALUE	DIGITAL GAIN	FULL-SCALE INPUT VOLTAGE
00000	0 dB	2.0 V _{PP}	01010	1.5 dB	1.7 V _{PP}
00001	Do not use	—	01011	2 dB	1.6 V _{PP}
00010	Do not use	—	01100	2.5 dB	1.5 V _{PP}
00011	–2.0 dB	2.5 V _{PP}	01101	3 dB	1.4 V _{PP}
00100	–1.5 dB	2.4 V _{PP}	01110	3.5 dB	1.3 V _{PP}
00101	–1.0 dB	2.2 V _{PP}	01111	4 dB	1.25 V _{PP}
00110	–0.5 dB	2.1 V _{PP}	10000	4.5 dB	1.2 V _{PP}
00111	0 dB	2.0 V _{PP}	10001	5 dB	1.1 V _{PP}
01000	0.5 dB	1.9 V _{PP}	10010	5.5 dB	1.05 V _{PP}
01001	1 dB	1.8 V _{PP}	10011	6 dB	1.0 V _{PP}

9.6.1.6 Register D (offset = 0Dh) [reset = 00h]

Figure 93. Register D

D7	D6	D5	D4	D3	D2	D1	D0
HIGH FREQ 1	0	0	HIGH FREQ 1	0	0	0	FAST OVR EN
R/W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 22. Register D Field Descriptions

Bit	Field	Туре	Reset	Description
D7	HIGH FREQ 1	R/W	0h	High-frequency mode 1 00 : Default 11 : Use for input frequencies > 250 MHz along with HIGH FREQ 2
D[6:5]	0	W	0h	Always write '0'
D4	HIGH FREQ 1	R/W	0h	High-frequency mode 1 00 : Default 11 : Use for input frequencies > 250 MHz along with HIGH FREQ 2
D[3:1]	0	W	0h	Always write '0'
D0	FAST OVR EN	R/W	0h	Selects if normal or fast OVR signal is presented on OVRA, OVRB pins 0 : Normal OVR on OVRA, OVRB pins 1 : Fast OVR on OVRA, OVRB pins

9.6.1.7 Register E (offset = 0Eh) [reset = 00h]

Figure 94. Register E

D7	D6	D5	D4	D3	D2	D1	D0
HIGH FREQ 2	0	0	HIGH FREQ 2	0	0	0	0
R/W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 23. Register E Field Descriptions

Bit	Field	Туре	Reset	Description
D7	HIGH FREQ 2	R/W	0h	High-frequency mode 2 00 : Default 11 : Use for input frequencies > 250 MHz along with HIGH FREQ 1
D[6:5]	0	W	0h	Always write '0'
D4	HIGH FREQ 2	R/W	0h	High-frequency mode 2 00 : Default 11 : Use for input frequencies > 250 MHz along with HIGH FREQ 1
D[3:0]	0	W	0h	Always write '0'

9.6.1.8 Register F (offset = 0Fh) [reset = 00h]

Figure 95. Register F

D7	D6	D5	D4	D3	D2	D1	D0
	CHA TEST	PATTERNS			CHB TEST	PATTERNS	
	R/W	/-0h			R/W	/-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit	Field	Туре	Reset	Description
D[7:4]	CHA TEST PATTERNS	R/W	0h	Channel A test pattern programmability The 16-bit test pattern data are selected as an input to the JESD block (in the ADS42JB49, the last two LSBs of the 16-bit data are replaced by 00). 0000 : Normal operation 0001 : All '0's 0010 : All '1's 0011 : Toggle pattern: In the ADS42JB69, data are an alternating sequence of <i>1010101010101010</i> and <i>0101010101010101</i> . In the ADS42JB69, data alternate between <i>1010010101010101</i> and <i>0101010101010101</i> . 0100 : Digital ramp: In the ADS42JB69, data increment by 1 LSB every clock cycle from code 0 to 65535. In the ADS42JB49, data increment by 1 LSB every 4th clock cycle from code 0 to 16383. 0101 : Do not use 0110 : Single pattern: In the ADS42JB69, data are the same as programmed by the CUSTOM PATTERN 1[15:0] registers bits. In the ADS42JB49, data are the same as programmed by the CUSTOM PATTERN 1[15:2] register bits. 0111 : Double pattern: In the ADS42JB69, data alternate between CUSTOM PATTERN 1[15:0] and CUSTOM PATTERN 2[15:0]. In the ADS42JB49 data alternate between CUSTOM PATTERN 1[15:2] and CUSTOM PATTERN 2[15:2]. 1000 : Deskew pattern: In the ADS42JB69, data are AAAAh. In the ADS42JB49, data are 3AAAh. 1001 : Do not use 1010 : PRBS pattern: Data are a sequence of pseudo random numbers. 1011 : 8-point sine wave: In the ADS42JB69, data are a repetitive sequence of the following eight numbers, forming a sine-wave in twos complement format: 1, 9598, 32768, 55938, 65535, 55938, 32768, 9598. In the ADS42JB49, data are a repetitive sequence of the following eight numbers, forming a sine-wave in twos complement format: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399.

Table 24. Register F Field Descriptions



SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

Bit	Field	Туре	Reset	Description
D[3:0]	CHB TEST PATTERNS	R/W	Oh	Channel B test pattern programmability 16-bit test pattern data are selected as an input to the JESD block (in the ADS42JB49, the last two LSBs of the 16-bit data are replaced by 00). 0000 : Normal operation 0001 : All '0's 0010 : All '1's 0011 : Toggle pattern: In the ADS42JB69, data are an alternating sequence of <i>10101010101010</i> and <i>010101010101010</i> . In the ADS42JB49, data alternate between <i>101010101010101</i> and <i>01010101010101</i> . 0100 : Digital ramp: In the ADS42JB69, data increment by 1 LSB every clock cycle from code 0 to 65535. In the ADS42JB49, data increment by 1 LSB every 4th clock cycle from code 0 to 16383. 0101 : Do not use 0110 : Single pattern: In the ADS42JB69, data are the same as programmed by the CUSTOM PATTERN 1[15:0] registers bits. In the ADS42JB49, data are the same as programmed by the CUSTOM PATTERN 1[15:2] register bits. 0111 : Double pattern: In the ADS42JB69, data alternate between CUSTOM PATTERN 1[15:0] and CUSTOM PATTERN 2[15:0]. In the ADS42JB49, data alternate between CUSTOM PATTERN 1[15:2] and CUSTOM PATTERN 2[15:2]. 1000 : Deskew pattern: In the ADS42JB69, data are AAAAh. In the ADS42JB49, data are 3AAAh. 1001 : Do not use 1010 : PRBS pattern: Data are a sequence of pseudo random numbers. 1011 : 8-point sine wave: In the ADS42JB69, data are a repetitive sequence of the following eight numbers, forming a sine-wave in twos complement format: 1, 9598, 32768, 55938, 65535, 55938, 32768, 9598. In the ADS42JB49, data are a repetitive sequence of the following eight numbers, forming a sine-wave in twos complement format: 0, 2399, 8192, 13984, 16383, 13984, 8192, 2399.

 Table 24. Register F Field Descriptions (continued)

9.6.1.9 Register 10 (offset = 10h) [reset = 00h]

Figure 96. Register 10

D7	D6	D5	D4	D3	D2	D1	D0
			CUSTOM PAT	FTERN 1[15:8]			
			R/W	V-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 25. Register 10 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:0]	CUSTOM PATTERN 1[15:8]	R/W	0h	Sets CUSTOM PATTERN 1[15:8] using these bits for both channels

9.6.1.10 Register 11 (offset = 11h) [reset = 00h]

Figure 97. Register 11

D7	D6	D5	D4	D3	D2	D1	D0
			CUSTOM PA	TTERN 1[7:0]			
			R/V	V-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 26. Register 11 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:0]	CUSTOM PATTERN 1[7:0]	R/W	0h	Sets CUSTOM PATTERN 1[7:0] using these bits for both channels

9.6.1.11 Register 12 (offset = 12h) [reset = 00h]

Figure 98. Register 12

D7	D6	D5	D4	D3	D2	D1	D0		
			CUSTOM PA	TTERN 2[15:8]					
	R/W-0h								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 27. Register 12 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:0]	CUSTOM PATTERN 2[15:8]	R/W	0h	Sets CUSTOM PATTERN 2[15:8] using these bits for both channels

9.6.1.12 Register 13 (offset = 13h) [reset = 00h]

Figure 99. Register 13

D7	D6	D5	D4	D3	D2	D1	D0
			CUSTOM PA	TTERN 2[7:0]			
R/W-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 28. Register 13 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:0]	CUSTOM PATTERN 2[7:0]	R/W	0h	Sets CUSTOM PATTERN 2[7:0] using these bits for both channels

www.ti.com



9.6.1.13 Register 1F (offset = 1Fh) [reset = FFh]

Figure 100. Register 1F

D7	D6	D5	D4	D3	D2	D1	D0
0			FA	ST OVR THRESH	OLD		
W-1h				R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 29. Register 1F Field Descriptions

Bit	Field	Туре	Reset	Description
D7	0	W	W-1h	Always write '0' The default value of this bit is '1'. Always write this bit to '0' when fast OVR thresholds are programmed.
D[6:0]	FAST OVR THRESHOLD	R/W	0h	The device has a fast OVR mode that indicates an overload condition at the ADC input. The input voltage level at which the overload is detected is referred to as the threshold and is programmable using the FAST OVR THRESHOLD bits. FAST OVR is triggered nine output clock cycles after the overload condition occurs. The threshold at which fast OVR is triggered is (full-scale × [the decimal value of the FAST OVR THRESHOLD bits] / 127). See the <i>Overrange Indication</i> section for details.

1

www.ti.com

TRUMENTS

XAS

9.6.1.14 Register 26 (offset = 26h) [reset = 00h]

Figure 101. Register 26

D7	D6	D5	D4	D3	D2	D1	D0
SERDES TES	T PATTERN	IDLE SYNC	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRANE ALIGN	TX LINK CONFIG DATA
R/W-	-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 30. Register 26 Field Descriptions							
	Type	Reset	Description				

Bit	Field	Туре	Reset	Description
D[7:6]	SERDES TEST PATTERN	R/W	0h	Sets test patterns in the transport layer of the JESD204B interface 00 : Normal operation 01 : Outputs clock pattern: Output is a <i>10101010</i> pattern 10 : Encoded pattern: Output is <i>111111100000000</i> 11 : PRBS sequence: Output is 2 ¹⁵ – 1
D5	IDLE SYNC	R/W	0h	Sets output pattern when SYNC~ is asserted 0 : Sync code is k28.5 (0xBCBC) 1 : Sync code is 0xBC50
D4	TESTMODE EN	R/W	0h	Generates a long transport layer test pattern mode according to the 5.1.63 clause of the JESD204B specification 0 : Test mode disabled 1 : Test mode enabled
D3	FLIP ADC DATA	R/W	0h	0 : Normal operation 1 : Output data order is reversed: MSB – LSB
D2	LANE ALIGN	R/W	0h	Inserts a lane alignment character (K28.3) for the receiver to align to the lane boundary per section 5.3.3.5 of the JESD204B specification. 0 : Lane alignment characters are not inserted. 1 : Inserts lane alignment characters
D1	FRAME ALIGN	R/W	0h	Inserts a frame alignment character (K28.7) for the receiver to align to the frame boundary per section 5.3.3.4 of the JESD204B specification. 0 : Frame alignment characters are not inserted. 1 : Inserts frame alignment characters
D0	TX LINK CONFIG DATA	R/W	0h	Disables sending initial link alignment (ILA) sequence when SYNC~ is de-asserted, '0' 0 : ILA enabled 1 : ILA disabled

9.6.1.15 Register 27 (offset = 27h) [reset = 00h]

Figure 102. Register 27

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	CTRL K	CTRL F
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 31. Register 27 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:2]	0	W	0h	Always write '0'
D1	CTRL K	R/W	0h	Enables bit for number of frames per multiframe 0 : Default 1 : Frames per multiframe can be set in register 2Dh
D0	CTRL F	R/W	0h	Enables bit for number of octets per frame 0 : Default 1 : Octets per frame can be specified in register 2Ch

9.6.1.16 Register 2B (offset = 2Bh) [reset = 00h]

Figure 103. Register 2B

D7	D6	D5	D4	D3	D2	D1	D0
SCRAMBLE EN	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 32. Register 2B Field Descriptions

Bit	Field	Туре	Reset	Description
D7	SCRAMBLE EN	R/W	0h	Scramble enable bit in the JESD204B interface 0 : Scrambling disabled 1 : Scrambling enabled
D[6:0]	0	W	0h	Always write '0'

9.6.1.17 Register 2C (offset = 2Ch) [reset = 00h]

Figure 104. Register 2C

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	OCTETS PER FRAME
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 33. Register 2C Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:1]	0	W	0h	Always write '0'
D0	OCTETS PER FRAME	R/W	0h	Sets number of octets per frame (F) 0 : 10x mode using two lanes per ADC 1 : 20x mode using one lane per ADC

9.6.1.18 Register 2D (offset = 2Dh) [reset = 00h]

Figure 105. Register 2D

D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0		FRAMES PER MULTIFRAME					
W-0h	W-0h	W-0h			R/W-0h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 34. Register 2D Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:5]	0	W	0h	Always write '0'
D[4:0]	FRAMES PER MULTIFRAME	R/W	0h	Sets number of frames per multiframe After reset, the default settings for frames per multiframe are: 10x : K = 16 20x : K = 8 For each mode, K must not be set to a lower value.

9.6.1.19 Register 30 (offset = 30h) [reset = 40h]

Figure 106. Register 30

D7	D6	D5	D4	D3	D2	D1	D0
	SUBCLASS		0	0	0	0	0
	R/W-0h		W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35. Register 30 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:5]	SUBCLASS	R/W	0h	Sets JESD204B subclass. Note that the default value of these bits after reset is 010, which makes subclass 2 the default class. 000 : Subclass 0. Backward compatibility with JESD204A. 001 : Subclass 1. Deterministic latency using the SYSREF signal. 010 : Subclass 2. Deterministic latency using SYNC~ detection (default subclass after reset).
D[4:0]	0	W	0h	Always write '0'

9.6.1.20 Register 36 (offset = 36h) [reset = 00h]

Figure 107. Register 36

D7	D6	D5	D4	D3	D0		
SYNC REQ	LMFC RESET MASK	0	0	OUTPUT CURRENT SEL			
R/W-0h	R/W-0h	W-0h	W-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 36. Register 36 Field Descriptions

Bit	Field	Туре	Reset	Description
D7	SYNC REQ	R/W	0h	Generates synchronization request 0 : Normal operation 1 : Generates sync request
D6	LMFC RESET MASK	R/W	0h	Mask LMFC reset coming to digital 0 : LMFC reset is not masked 1 : Ignores LMFC reset
D[5:4]	0	W	0h	Always write '0'
D[3:0]	OUTPUT CURRENT SEL	R/W	Oh	Changes JESD output buffer current 0000 : 16 mA 0001 : 15 mA 0010 : 14 mA 0011 : 13 mA 0010 : 20 mA 0100 : 20 mA 0101 : 19 mA 0110 : 18 mA 0111 : 17 mA 1000 : 8 mA 1001 : 7 mA 1001 : 6 mA 1011 : 5 mA 1100 : 12 mA 1101 : 11 mA 1110 : 10 mA 1111 : 9 mA



9.6.1.21 Register 37 (offset = 37h) [reset = 00h]

Figure 108. Register 37

D7	D6	D5	D4	D3	D2	D1	D0
LINK	LAYER TEST	10DE	LINK LAYER RPAT	0	PL	ILSE DET MOD	ES
	R/W-0h		R/W-0h	W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 37. Register 37 Field Descriptions

Bit	Field	Туре	Reset	Description
D[7:5]	LINK LAYER TESTMODE	R/W	0h	Generates a pattern according to clause 5.3.3.8.2 of the JESD204B document 000 : Normal ADC data 001 : D21.5 (high-frequency jitter pattern) 010 : K28.5 (mixed-frequency jitter pattern) 011 : Repeats initial lane alignment (generates a K28.5 character and repeats lane alignment sequences continuously) 100 : 12-octet RPAT jitter pattern
D4	LINK LAYER RPAT	R/W	0h	Changes the running disparity in modified RPAT pattern test mode (only when link layer test mode = 100) 0 : Normal operation 1 : Changes disparity
D3	0	W	0h	Always write '0'
D[2:0]	PULSE DET MODES	R/W	0h	Selects different detection modes for SYSREF (subclass 1) and SYNC (subclass 2)

D2	D1	D0	FUNCTIONALITY
0	Don't care	0	Allows all pulses to reset input clock dividers
1	Don't care	0	Do not allow reset of analog clock dividers
Don't care	0 to 1 transition	1	Allows one pulse immediately after the 0 to 1 transition to reset the divider



9.6.1.22 Register 38 (offset = 38h) [reset = 00h]

Figure 109. Register 38

D7	D6	D5	D4	D3	D2	D1	D0
FORCE LMFC COUNT		l	RELEASE	ILANE SEQ			
R/W-0h			R/W-0h			R/V	V-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 38. Register 38 Field Descriptions

Bit	Field	Туре	Reset	Description
D7	FORCE LMFC COUNT	R/W	0h	Forces LMFC count 0 : Normal operation 1 : Enables using a different starting value for the LMFC counter
D[6:2]	LMFC COUNT INIT	R/W	0h	SYSREF receives the digital block and resets the LMFC count to '0'. K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the Rx can be synchronized early because the Rx gets the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
D[1:0]	RELEASE ILANE SEQ	R/W	0h	Delays the generation of the lane alignment sequence by 0, 1, 2, or 3 multiframes after the code group synchronization. 00 : 0 01 : 1 10 : 2 11 : 3

Copyright © 2012–2014, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

In a typical application (such as a dual-channel digitizer) the ADS42JBx9 is connected to a field-programmable gate array (FPGA) or application-specific integrated circuit (ASIC), as shown in Figure 110. A device clock and SYSREF signal must be provided to the ADC. TI recommends that the device clock and SYSREF are source synchronous (generated from a common source with matched trace lengths) if synchronizing multiple ADCs. An example of a device that can be used to generate a source-synchronous device clock and SYSREF is the LMK04828. The device clock frequency must be the same frequency as the desired sampling rate. The SYSREF period is required to be an integer multiple of the period of the multi-frame clock. Consequently, the frequency of SYSREF must be restricted to Equation 1

Device Clock Frequency / $(n \times K \times F)$

where:

- n = 1, 2, 3 and so forth,
- 1< K < 32 (set by SPI register address 2Dh), and
- F = 1, (two lanes per ADC mode), F = 2 (one lane per ADC mode).

(1)

A large enough K is recommended (greater than 16) to absorb the lane skews and avoid data transmission errors across the JESD204B interface. The SYNC~ signal is used by the FPGA or ASIC to acknowledge the correction reception of comma characters from the ADC during the JESD204B link initialization process. During normal operation this signal must be logic 1 if there are no errors in the data transmission from the ADC to the FPGA or ASIC.

10.2 Typical Application



Figure 110. The ADS42JBx9 in a Dual-Channel Digitizer

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 39 as the input parameters.

Т	able	39.	Design	Parameters
	abic	55.	Design	i arameters

DESIGN PARAMETER	EXAMPLE VALUE				
f _{SAMPLE}	245.76 MSPS				
Input frequency (IF)	10 MHz (Figure 122), 170 MHz (Figure 123)				
Signal-to-noise ratio (SNR)	> 72 dBc				
Spurious-free dynamic range (SFDR)	> 80 dBc				
Second-order harmonic distortion (HD2)	> 90 dBc				

Copyright © 2012–2014, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

10.2.2 Detailed Design Procedure

10.2.2.1 Analog Input

The analog input pins have analog buffers (running from the AVDD3V supply) that internally drive the differential sampling circuit. As a result of the analog buffer, the input pins present high input impedance to the external driving source (10-k Ω dc resistance and 4-pF input capacitance). The buffer helps isolate the external driving source from the switching currents of the sampling circuit. This buffering makes driving the buffered inputs easier than when compared to an ADC without the buffer.

The input common-mode is set internally using a 5-k Ω resistor from each input pin to VCM so the input signal can be ac-coupled to the pins. Each input pin (INP, INM) must swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2-V _{PP} differential input swing. When programmed for 2.5-V _{PP} full-scale, each input pin must swing symmetrically between VCM + 0.625 V and VCM – 0.625 V.

The input sampling circuit has a high 3-dB bandwidth that extends up to 900 MHz (measured with a 50- Ω source driving a 50- Ω termination between INP and INM). The dynamic offset of the first-stage sub-ADC limits the maximum analog input frequency to approximately 250 MHz (with a 2.5-V_{PP} full-scale amplitude) and to approximately 400 MHz (with a 2-V_{PP} full-scale amplitude). This 3-dB bandwidth is different than the analog bandwidth of 900 MHz, which is only an indicator of signal amplitude versus frequency.

10.2.2.1.1 Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This technique improves the commonmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics.

Figure 111, Figure 112, and Figure 113 illustrate the differential impedance ($Z_{IN} = R_{IN} \parallel C_{IN}$) at the ADC input pins. The presence of the analog input buffer results in an almost constant input capacitance up to 1 GHz.



(1) X = A or B.

(2) $Z_{IN} = R_{IN} || (1 / j\omega C_{IN}).$

Figure 111. ADC Equivalent Input Impedance



ADS42JB49, ADS42JB69

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014



10.2.2.1.2 Driving Circuit

An example driving circuit configuration is shown in Figure 114. To optimize even-harmonic performance at high input frequencies (greater than the first Nyquist), the use of back-to-back transformers is recommended, as shown in Figure 114. Note that the drive circuit is terminated by 50 Ω near the ADC side. The ac-coupling capacitors allow the analog inputs to self-bias around the required common-mode voltage. An additional R-C-R (39 Ω - 6.8 pF - 39 Ω) circuit placed near device pins helps further improve HD3.



Figure 114. Drive Circuit for Input Frequencies up to 250 MHz

The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained for high-frequency input signals. An additional termination resistor pair may be required between the two transformers, as shown in Figure 114. The center point of this termination is connected to ground to improve the balance between the P (positive) and M (negative) sides. The values of the terminations between the transformers and on the secondary side must be chosen to obtain an effective 50 Ω (for a 50- Ω source impedance). For high input frequencies (> 250 MHz), the R-C-R circuit can be removed as indicated in Figure 115.





Figure 115. Drive Circuit for Input Frequencies > 250 MHz

10.2.2.2 Clock Input

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 1.4 V using internal 5-k Ω resistors. The self-bias clock inputs of the ADS42JB69 and ADS42JB49 can be driven by the transformer-coupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 116, Figure 117, and Figure 118. Figure 119 details the internal clock buffer.





Figure 116. Differential Sine-Wave Clock Driving Circuit











NOTE: C_{EQ} is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 119. Internal Clock Buffer

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a $0.1-\mu$ F capacitor, as shown in Figure 120. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



Figure 120. Single-Ended Clock Driving Circuit

10.2.2.2.1 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors, as shown in Equation 2. Quantization noise is typically not noticeable in pipeline converters and is 96 dBFS for a 16-bit ADC. Thermal noise limits SNR at low input frequencies and clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20 \times \log \sqrt{\left(10 - \frac{SNR_{Quantization}Noise}{20}\right)^2 + \left(10 - \frac{SNR_{ThermalNoise}}{20}\right)^2 + \left(10 - \frac{SNR_{Jitter}}{20}\right)^2}$$
(2)

SNR limitation is a result of sample clock jitter and can be calculated by Equation 3:

$$SNR_{Jitter} \text{ [dBc]} = -20 \times \text{log}(2\pi \times f_{IN} \times t_{Jitter})$$

(3)

The total clock jitter (T_{Jitter}) has three components: the internal aperture jitter (85 f_S for the device) is set by the noise of the clock input buffer, the external clock jitter, and the jitter from the analog input signal. T_{Jitter} can be calculated by Equation 4:

$$T_{\text{Jitter}} = \sqrt{\left(T_{\text{Jitter,Ext.Clock_Input}}\right)^2 + \left(T_{\text{Aperture_ADC}}\right)^2}$$
(4)

Copyright © 2012–2014, Texas Instruments Incorporated



External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input while a faster clock slew rate improves ADC aperture jitter. The device has a 74.1-dBFS thermal noise and an 85-f_S internal aperture jitter. The SNR value depends on the amount of external jitter for different input frequencies, as shown in Figure 121.



Figure 121. SNR versus Input Frequency and External Clock Jitter

10.2.3 Application Curves





11 Power Supply Recommendations

Four different power supply rails are required for ADS42JBxx device family:

- A 3.3-V AVDD3V supply is used to supply power to the analog buffers.
- A 1.8-V AVDD supply is used to supply power to the analog core of the ADC.
- A 1.8-V DRVDD supply is used to supply power to the digital core of the ADC.
- A 1.8-V IOVDD supply is used to supply power to the output buffers.

TI recommends providing the 1.8-V digital and analog supplies from separate sources because of the switching activities on the digital rail. Both IOVDD and DRVDD can be supplied from a common source and a ferrite bead is recommended on each rail. An example power-supply scheme suitable for the ADS42JBx9 device family is shown in Figure 124. In this example supply scheme, AVDD is provided from a dc-dc converter and a low-dropout (LDO) regulator to increase the efficiency of the implementation. Where cost and area rather than power-supply efficiency are the main design goals, AVDD can be provided using only the LDO.



Figure 124. Example Power-Supply Scheme

12 Layout

12.1 Layout Guidelines

- The length of the positive and negative traces of a differential pair must be matched to within 2 mils of each other.
- Each differential pair length must be matched within 10 mils of each other.
- When the ADC is used on the same printed circuit board (PCB) with a digital intensive component (such as an FPGA or ASIC), separate digital and analog ground planes must be used. Do not overlap these separate ground planes to minimize undesired coupling.
- Connect decoupling capacitors directly to ground and place these capacitors close to the ADC power pins and the power-supply pins to filter high-frequency current transients directly to the ground plane, as shown in Figure 125.



Layout Guidelines (continued)





- Ground and power planes must be wide enough to keep the impedance very low. In a multilayer PCB, one layer each must be dedicated to ground and power planes.
- All high-speed SERDES traces must be routed straight with minimum bends. Where a bend is necessary, avoid making very sharp right angle bends in the trace.
- FR4 material can be used for the PCB core dielectric, up to the maximum 3.125 Gbps bit rate supported by the ADS42JBx9 device family. Path loss can be compensated for by adjusting the drive strength from the device using SPI register 36h.



12.2 Layout Example



Figure 126. ADS42JBx9 EVM Top Layer

13 Device and Documentation Support

13.1 Device Support

13.1.1 Device Nomenclature

13.1.1.1 Definition of Specifications

AC Power-Supply Rejection Ratio (AC PSRR): AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔV_{SUP} is the change in supply voltage and ΔV_{OUT} is the resultant change of the ADC output code (referred to the input), then:

PSRR = 20Log¹⁰
$$\frac{\Delta V_{OUT}}{\Delta V_{SUP}}$$
 (Expressed in dBc)

- Analog Bandwidth: The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.
- **Aperture Delay:** The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).
- Aperture Uncertainty (Jitter): The sample-to-sample variation in aperture delay.
- **Clock Pulse Width and Duty Cycle:** The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.
- **Common-Mode Rejection Ratio (CMRR):** CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If ΔV_{CM_IN} is the change in the common-mode voltage of the input pins and ΔV_{OUT} is the resulting change of the ADC output code (referred to the input), then:

CMRR = 20Log¹⁰
$$\frac{\Delta V_{OUT}}{\Delta V_{CM}}$$
 (Expressed in dBc)

- **Crosstalk (only for Multichannel ADCs):** Crosstalk is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. Crosstalk is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). Crosstalk is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. Crosstalk is typically expressed in dBc.
- DC Power-Supply Rejection Ratio (DC PSRR): DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The dc PSRR is typically given in units of mV/V.
- **Differential Nonlinearity (DNL):** An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.
- Effective Number of Bits (ENOB): ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$$

Gain Error: Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy (E_{GREF}) and error as a result of the channel (E_{GCHAN}). Both errors are specified independently as E_{GREF} and E_{GCHAN}.

To a first-order approximation, the total gain error is $E_{TOTAL} \sim E_{GREF} + E_{GCHAN}$. For example, if $E_{TOTAL} = \pm 0.5\%$, the full-scale input varies from $(1 - 0.5 / 100) \times FS_{ideal}$ to $(1 + 0.5 / 100) \times FS_{ideal}$.

(5)

(6)

(7)



Device Support (continued)

SN

- **Integral Nonlinearity (INL):** The INL is the deviation of the ADC transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.
- Maximum Conversion Rate: The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate: The minimum sampling rate at which the ADC functions.

- **Offset Error:** The offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.
- **Signal-to-Noise and Distortion (SINAD):** SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$R = 10 Log^{10} \frac{P_S}{P_N}$$
(8)

SINAD = 10Log¹⁰
$$\frac{P_S}{P_N + P_D}$$

(9)

(10)

ADS42JB49, ADS42JB69

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

Signal-to-Noise Ratio (SNR): SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), excluding the power at dc and the first nine harmonics.

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

- Spurious-Free Dynamic Range (SFDR): The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).
- **Temperature Drift:** The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . Temperature drift is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference $T_{MAX} T_{MIN}$.
- **Total Harmonic Distortion (THD):** THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (P_D).

THD = 10Log¹⁰
$$\frac{P_s}{P_N}$$

THD is typically given in units of dBc (dB to carrier).

- **Two-Tone Intermodulation Distortion (IMD3):** IMD3 is the ratio of the power of the fundamental (at frequencies f_1 and f_2) to the power of the worst spectral component at either frequency $2f_1 f_2$ or $2f_2 f_1$. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
- Voltage Overload Recovery: The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6 dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

SLAS900F-OCTOBER 2012-REVISED DECEMBER 2014

Texas Instruments

www.ti.com

13.2 Documentation Support

13.2.1 Related Documentation

LMK04828 Data Sheet, SNAS605

13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 40. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ADS42JB49	Click here	Click here	Click here	Click here	Click here
ADS42JB69	Click here	Click here	Click here	Click here	Click here

13.4 Trademarks

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS42JB49IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ42JB49	Samples
ADS42JB49IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ42JB49	Samples
ADS42JB69IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ42JB69	Samples
ADS42JB69IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ42JB69	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGC 64

9 x 9, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGC0064H



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RGC0064H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGC0064H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated