

N-Channel Power MOSFET

100V, 15A, 90mΩ

FEATURES

- 100% avalanche tested
- Low gate charge for fast switching
- Pb-free plating
- RoHS compliant
- Halogen-free mold compound

ΔD	DI	IC	ΔΤΙ	ON

- Networking
- Load Switching
- **LED Lighting Control**
- AC-DC Secondary Rectification

KEY PERFORMANCE PARAMETERS				
PARAMETER		VALUE	UNIT	
V_{DS}		100	V	
R _{DS(on)} (max)	$V_{GS} = 10V$	90	mΩ	
	$V_{GS} = 4.5V$	100		
Q_g		9.3	nC	
















Notes: Moisture sensitivity level: level 3. Per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain Current (Note 1)	T _C = 25°C	· I _D	15	А	
Continuous Drain Current	T _C = 100°C		9.5		
Pulsed Drain Current (Note 2)		I _{DM}	60	Α	
Total Power Dissipation @ T _C = 25°C		P_{DTOT}	50	W	
Single Pulsed Avalanche Energy (Note 3)		E _{AS}	18	mJ	
Single Pulsed Avalanche Current (Note 3)		I _{AS}	6	Α	
Operating Junction and Storage Temperature Range		T_J,T_STG	- 55 to +150	°C	

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	$R_{\Theta JC}$	2.5	°C/W	
Junction to Ambient Thermal Resistance	R _{eJA}	62	°C/W	


Notes: ReJA is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. Reja is guaranteed by design while Reca is determined by the user's board design. $R_{\Theta JA}$ shown below for single device operation on FR-4 PCB in still air.



ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 4)						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	100			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	1.2	1.6	2.5	V
Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 100V, V_{GS} = 0V$	I _{DSS}			1	μΑ
	$V_{GS} = 10V, I_D = 5A$			72	90	
Drain-Source On-State Resistance	$V_{GS} = 4.5V, I_D = 3A$	$R_{DS(on)}$		75	100	mΩ
Dynamic (Note 5)						
Total Gate Charge		Q_g		9.3		
Gate-Source Charge	$V_{DS} = 48V, I_{D} = 5A,$	Q_gs		2.1		nC
Gate-Drain Charge	$V_{GS} = 10V$	Q_{gd}		1.8		
Input Capacitance		C _{iss}		1480		
Output Capacitance	$V_{DS} = 50V, V_{GS} = 0V,$	C _{oss}		480		pF
Reverse Transfer Capacitance	f = 1.0MHz	C _{rss}		35		
Gate Resistance	F = 1MHz, open drain	R_g		1.3		Ω
Switching (Note 6)						
Turn-On Delay Time		t _{d(on)}		2.9		
Turn-On Rise Time	$\begin{aligned} V_{DD} &= 30 V, \\ R_{GEN} &= 3.3 \Omega, \\ I_D &= 1 A, \ V_{GS} = 10 V, \end{aligned}$	t _r		9.5		
Turn-Off Delay Time		t _{d(off)}		18.4		ns
Turn-Off Fall Time		t _f		5.3		
Source-Drain Diode (Note 4)						
Forward On Voltage	$I_S = 3.3A, V_{GS} = 0V$	V_{SD}			1	V
Continuous Drain-Source Diode	V V 0V 5	I _S			15	Α
Pulse Drain-Source Diode	V _G =V _D =0V, Force Current	I _{SM}			60	Α

Notes:

- 1. Current limited by package
- 2. Pulse width limited by the maximum junction temperature
- 3. $L=0.1mH,\ I_{AS}=6A,\ V_{DD}=50V,\ R_G=25\Omega,\ Starting\ T_J=25^{o}C$
- 4. Pulse test: PW \leq 300 μ s, duty cycle \leq 2%
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.





ORDERING INFORMATION (EXAMPLE)

PART NO.	PACKAGE	PACKING
TSM900N10CH X0G	TO-251S (IPAK SL)	75pcs / Tube
TSM900N10CP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel

Note:


- 1. Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- 2. Halogen-free according to IEC 61249-2-21 definition




CHARACTERISTICS CURVES

(T_C = 25°C unless otherwise noted)


Continuous Drain Current vs. T_c




Gate Charge




On-Resistance vs. Junction Temperature




Threshold Voltage vs. Junction Temperature



Maximum Safe Operating Area




Normalized Thermal Transient Impedance Curve





PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

TO-251S (IPAK SL)



MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

O =Jan P =Feb Q =Mar R =Apr

S =May T =Jun U =Jul V =Aug


 $W = Sep \quad X = Oct \quad Y = Nov \quad Z = Dec$

L = Lot Code (1~9, A~Z)




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

TO-252 (DPAK)



SUGGESTED PAD LAYOUT



MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

O =Jan P =Feb Q =Mar R =Apr

S =May T =Jun U =Jul V =Aug

W = Sep X = Oct Y = Nov Z = Dec

L = Lot Code $(1\sim9, A\sim Z)$





Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.