

Dynamic Differential Hall Effect Sensor TLE4925/TLE4925C

Data Sheet Version 6.0

Features

- **High sensitivity**
- **Single chip solution**
- **Symmetrical thresholds**
- **High resistance to Piezo effects**
- **South and north pole pre-induction possible**
- **Low cut-off frequency**
- **Digital output signal**
- **Advanced performance by dynamic self calibration principle**
- **Two-wire and three-wire configuration possible**
- **Wide operating temperature range**
- **Fast start-up time**
- **Large operating air-gaps**
- **Reverse voltage protection at Vs- PIN**
- **Short- circuit and over temperature protection of output**
- **Digital output signal (voltage interface)**
- **Module style package with two 4.7nF integrated capacitors (TLE4925C)**

General Information

The TLE4925/TLE4925C is an active Hall sensor suited to detect the motion and position of ferromagnetic and permanent magnet structures. An additional selfcalibration module has been implemented to achieve optimum accuracy during normal running operation. It comes in a three-pin package for the supply voltage and an open drain output.

PG-SSO-3-9

Functional Description

The differential Hall sensor IC detects the motion and position of ferromagnetic and permanent magnet structures by measuring the differential flux density of the magnetic field. To detect ferromagnetic objects the magnetic field must be provided by a back biasing permanent magnet (south or north pole of the magnet attached to the rear unmarked side of the IC package).

Offset cancellation is achieved by advanced digital signal processing. Immediately after power-on motion is detected (start-up mode). After a few transitions the sensor has finished self-calibration and switches to a highaccuracy mode (running mode). In running mode switching occurs at signal zerocrossing of the arithmetic mean of max and min value of magnetic differential signal. ∆B is defined as difference between hall plate 1 and hall plate 2.

Figure 2: Block Diagram of TLE4925/TLE4925C

Circuit Description

The TLE4925/TLE4925C is comprised of a supply voltage regulator, a pair of hall probes, spaced at 2.5mm, differential amplifier, noise-shaping filter, comparator, advanced digital signal processor (DSP), A/D and D/A converter and an open drain output.

Startup mode:

The differential signal is digitized in the A/D converter and fed into the dsp part of the circuit. There a rising or falling transition is detected and the output stage is triggered accordingly. As the signal is not offset compensated at this time, the output does not necessarily switch at zero-crossing of the magnetic signal. Signal peaks are also detected in the digital circuit and their arithmetic mean value can be calculated. The offset of this mean value is determined and fed into the offset cancellation DAC. This procedure can be repeated with increasing accuracy. After few increments the IC is switched into the high accuracy running mode.

Running mode:

In running mode the output is triggered by the comparator. An offset cancellation feedback loop is formed by the A/D converter, dsp and offset cancellation D/A converter. In running mode switching always occurs at zero-crossing. It is only affected by the (small) remaining offset of the comparator and by the remaining propagation delay time of the signal path, mainly determined by the noiseshaping filter. Nevertheless signals below a defined threshold are not detected to avoid unwanted parasitic switching.

Figure 3: Startup of the device

At transition from startup-mode to running mode switching timing is moving from low-accuracy to high accuracy zero-crossing.

1.1 Absolute Maximum Ratings

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

⁻ 1 Accumulated life time.

1.2 ESD Protection

2.1 Operating Range

 $\frac{1}{2}$ Output of the IC is locked in present state (high-state or low-state) after an internal reset is launched. This reset happens typically every 780ms when there is no significant signal change. See also 2.2.14. A voltage reset causes a release of the output and output is in high state after power on again.

Note: Unless otherwise noted, all temperatures refer to junction temperature.

For the supply voltage lower than 28V (R_{Series} ≥ 200Ω) and junction temperature lower than 195°C the magnetic and AC/DC characteristics can exceed the specification limits.

2.2 AC/DC Characteristics

Over operating range, unless otherwise specified. Typical values correspond to V_S =12V and $T_A = 25^\circ C$

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
2.2.1	Supply current	I_S	3	6.8	9	mA	\blacksquare
2.2.2	Supply current @ 3.3V	I_{SVmin}	3	6.7	8	mA	$Vs=3.3V$
2.2.3	Supply current @ 24V	I_{Smax}	3	$\overline{7}$	9.5	mA	$Vs=24V$
							$R_{\text{Series}} \geq 200\Omega$
2.2.4	Output saturation voltage	$V_{\rm Qsat}$		0.25	0.6	\vee	$IQ = 20mA$
2.2.5	Output leakage current	I_{Qleak}		0.1	10	μA	V_Q = 18V
2.2.6	Current limit for short- Circuit protection	l _{Qshort}	30	60	80	mA	
2.2.7	Junction temperature limit for output protection	T_{prot}	195	210	230	$^{\circ}C$	\blacksquare
2.2.8	Output rise time TLE4925C (PG-SSO-3-9)	t_r^3	4	12	20	μs	$V_{Load} = 4.5$ to 24V $R_{Load} = 1.2 k\Omega$; $C_{Load} = 4.7nF$ included in package.
	TLE4925 (PG-SSO-3-6)		$\overline{4}$	12	20	μs	$V_{Load} = 4.5$ to 24V $R_{Load} = 1.2k\Omega$; $C_{Load} = 4.7nF$ external capacitor.

 3 value of capacitor: 4.7nF±10%; (excluded drift due to temperature); ceramic: X7R; maximum voltage: 100V. The rise time is defined as the time between the 10 and 90% value.

Note: The listed AC/DC and magnetic characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not other specified, typical characteristics apply at T_j *= 25 °C and V_s = 12 V.*

 4 see footnote 3.

 $⁵$ only valid for the falling edge.</sup>

 6 Not subject to production test-verified by design/characterisation

 $\frac{7}{1}$ measured with a sinusoidal-field with 10mTpp and a frequency of 1kHz.

 8 related to Tj= 175 $°C$.

 9 output will switch if magnetic signal is changing more that 2x \vert ∆B $_{\sf min} \vert$ within offset recalibration time even below 1Hz once per magnetic edge, increased phase error is possible

2.3 Magnetic Characteristics in Running Mode

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
2.3.1	Bias preinduction	B_0	-500		500	mT	\blacksquare
2.3.2	Differential bias induction	ΔB_0	-30		30	mT	\blacksquare
2.3.3	Minimum signal amplitude	ΔB_{min}	0.55		1.5	mT	
2.3.4	Maximum signal amplitude	ΔB_{max}			100	mT	Additional to B_0 ¹⁰
2.3.5	Resistivity against mechanical stress (piezo)	ΔB_{min}	-0.2		0.2	mT	$F = 2N$

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at Tj=25°C and the given supply voltage.

3.1 Self-calibration Characteristics

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
3.1.1	No. of magnetic edges for first output switching	n_{Start}			2		latest 2 nd magnetic edge will cause output switching
3.1.2	No. of magnetic edges to enter calibrated mode	n_{Calib}			6		Low phase accuracy permitted. See 3.1.7 7 th edge with high accuracy. Valid for sinusoidal signal without noise influence
3.1.3	Duty cycle in running mode ¹¹	Dty	45	50	55	%	ΔB_{PP} = 10mT ideal sinusoidal input signal $(T_i=25^{\circ}C)$
			40	50	60	%	ΔB_{PP} = 10mT ideal sinusoidal input signal $(-40^{\circ}C \leq T_i < 175^{\circ}C)$
3.1.4	Signal jitter in running mode; 1 sigma value ⁵	σ 1		$\leq \pm 0.11^{12}$		$\%$	ΔB_{PP} = 10mT ideal sinusoidal input signal; T_i <150 $^{\circ}$ C

 10 exceeding this limit might result in decreased duty cycle performance. With higher values the internal measured signal will be clipped. This will decrease the phase accuracy.

 \overline{a}

¹¹ this corresponds to a ∆B₀ = 0mT (magnetic offset).

¹² depends largely on $\vert \Delta B_{\text{min}} \vert$ magnetic signal steepness and also on frequency.

 \overline{a} 13 smaller phase errors are possible at higher signal amplitudes, because sinus signal changes to a more rectangle signal.

$$
\sigma 1...\sigma 3 = \frac{1}{T} \cdot \sqrt{\frac{1}{(n-1)}} \cdot \sum (\Delta T)^2
$$

measurement condition: $n \ge 1000$

Figure 5 Definition of signal jitter

Application Configurations

Two possible applications are shown in **Figure 6** and **Figure 7** (Toothed and Magnet Wheel).

The difference between two-wire and three-wire application is shown in **Figure 10** for the TLE4925C and in **Figure 11** for the TLE4925.

Gear Tooth Sensing

In the case of ferromagnetic toothed wheel application the IC has to be biased by the south or north pole of a permanent magnet (e.g. SmCO_5 (Vacuumschmelze VX145)) with the dimensions 8 mm \times 5 mm \times 3 mm) which should cover both Hall probes.

The maximum air gap depends on

- [−] the magnetic field strength (magnet used; pre-induction) and
- [−] the toothed wheel that is used (dimensions, material, etc.; resulting differential field).

Processing **Circuitry**

Signal

AEA01262

Figure 10 Application Circuits TLE4925C (capacitors added in package)

Figure 11 Application Circuits TLE4925 (capacitors to be added externally)

Figure 12 System Operation with hidden hysteresis

Appendix: Calculation of mechanical errors:

Systematic Phase Error ϕ

The systematic error comes in because of the delay-time between the threshold point and the time when the output is switching. It can be calculated as follows:

$$
\varphi = \frac{360^\circ \bullet n}{60} \bullet t_d
$$

ϕ ... systematic phase error in °

- n ... speed of the camshaft-wheel in *min-1*
- t_d ... delay time (see specification) in *sec*

Systematic Phase Error ∆ϕ

The systematic phase error includes the error due to the variation of the delay time with temperature and the error caused by the resolution of the threshold. It can be calculated in the following way:

$$
\Delta \varphi_d = \frac{360^\circ \bullet n}{60} \bullet \Delta t_d
$$

- $\Delta\varphi_d$... systematic phase error due to the variation of the delay time over temperature in °
- n 1... speed of the camshaft wheel in min^{-1}
	- Δt_d ∴ variation of delay time over temperature in sec

Jitter (Repeatability)

The phase jitter is normally caused by the analogue system noise. If there is an update of the offset-DAC due to the algorithm, what could happen after each tooth, then an additional step in the phase occurs (see description of the algorithm). This is not included in the following calculations. The noise is transformed through the slope of the magnetic edge into a phase error. The phase jitter is determined by the two formulas:

$$
\varphi_{\textit{Jitter_typ}} = \frac{\partial \varphi}{\partial B} \bullet (B_{\textit{neff_typ}})
$$

$$
\phi_{Jitter_max} = \frac{\partial \varphi}{\partial B} \bullet (B_{neff_max})
$$

Example:

4.1 Electro Magnetic Compatibility *- (values depend on RSeries!)*

Ref. ISO 7637-1; see test circuit of figure 4 and 5;

 Δ B_{PP} = 10mT (ideal sinusoidal signal); V_S=13.5V ± 0.5V, f_B= 1000Hz; T= 25°C; R_{Series} \geq 200 Ω ;

Note: Test criteria for status A: No missing pulse no additional pulse on the IC output signal plus duty cycle and jitter are in the specification limits. Test criteria for status B: No missing pulse no additional pulse on the IC output signal. (Output signal "OFF" means switching to the voltage of the pull-up resistor). Test criteria for status C: One or more parameter can be out of specification during the exposure but returns automatically to normal operation after exposure is removed. Test criteria for status E: IC destroyed.

Ref. ISO 7637-3; TP 1 and TP 2 ref. DIN 40839-3; see test circuit of figure 4 and 5;

Ref. ISO 11452-3; see test circuit of figure 4 and 5; measured in TEM-cell;

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Test condition for the trigger window: f_{B-field}=200Hz, B_{pp}=4mT, vertical limits are \pm *200mV and horizontal limits are* ±*200µs.*

Figure 13: Test Circuit for EMC tests (TLE4925C) - PG-SSO-3-9 Package

Figure 14: Test Circuit for EMC tests (TLE4925) - PG-SSO-3-6 Package

Figure 15 Package Dimensions (PG-SSO-3-9)

Figure 16 Hall probe spacing in the PG-SSO-3-9 package

Figure 17 Tape Loading Orientation in the PG-SSO-3-9 package

Figure 18 Package Dimensions (PG-SSO-3-6)

Figure 20 Tape Loading Orientation in the PG-SSO-3-6 package

Appendix A: Marking & data matrix code information:

Product is RoHS (restriction of hazardous substances) compliant when marked with letter "G" in front or after the date code marking.

As mentioned in information note N° **136/03** a data matrix code with 8x18 fields according to the ECC200 standard may be used for sensor production. Furthermore the marking technique on the front side of the device may be changed from a mask to a laser writing equipment. The information content (date code and device type) will hereby not be changed.

Please refer to your key account team or regional sales responsible if you need further information.

Example for data matrix code (rear side of sensor):

Comparison between mask writing vs. new laser writing:

Mask Lasering Writing Lasering

Infineon Technologies AG © Infineon Technologies AI SC All Rights Reserved.

http://www.infineon.com/products/sensors

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

 Feedback.sensors@infineon.com

