

STC5NF20V

N-channel 20V - 0.030Ω - 5A - TSSOP8 2.7V-drive STripFET™ II Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)}	I _D
STC5NF20V	20V	< 0.040 Ω(@ 4.5 V) < 0.045 Ω(@ 2.7 V)	5A

- Ultra low threshold gate drive (2.7V)
- Standard outline for easy automated surface mount assembly

Application

Switching applications

Description

This Power MOSFET is the latest development of STMicroelectronics unique "single feature size" strip-based process. The resulting transistor Table 1. Pevice sur shows extremely high packing density for low onresistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.




Figure 1. Internal schematic diagram




Table 1.	Pevice	summar

Oin vr code	Marking	Package	Packaging
STC5NF20V	5N20V	TSSOP8	Tape & reel

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data
5	Revision history
06501 06501	Package mechanical data



Electrical ratings 1

Table 2.	Absolute	maximum	ratings
	Absolute	maximum	raunys

	3					
Symbol	Parameter	Value	Unit			
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	20	V			
V_{DGR}	Drain-gate voltage ($R_{GS} = 20K\Omega$)	20	V			
V _{GS}	Gate-source voltage	± 12	V			
I _D	Drain current (continuous) at $T_C = 25^{\circ}C$	5	Α			
Ι _D	Drain current (continuous) at T _C =100°C	3	А			
I _{DM} ⁽¹⁾	Drain current (pulsed)	20	А			
P _{TOT}	Total dissipation at $T_C = 25^{\circ}C$	1.5	W			
T _{stg}	Storage temperature	-55 to 150	°C			
TJ	Max. Operating junction temperature	-55 to 150	°C			
1. Pulse width limited by safe operating area						
		161 - 401				
Table 3.	Thermal data	01- 10-				

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thJ-PBC}	Thermal resistance junction-PBC Max	100 (1)	°C/W
R _{thJ-PBC}	Thermal resistance junction-PBC Max	83.5 ⁽²⁾	°C/W
	lounted on FR-4 board with 1 inch ² pad, 2 oz. of lounted on minimum recommended footprint	Cu. and t = 10 sec.	
Obsole			

57

57

2 **Electrical characteristics**

(T_{CASE}=25°C unless otherwise specified)

	••					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 250 \mu A, V_{GS} = 0$	20			V
I _{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = Max rating, V _{DS} = Max rating @125°C			1 10	μΑ μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	$V_{GS} = \pm 12V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6	92		V
R _{DS(on)}	Static drain-source on resistance	V_{GS} = 4.5V, I _D = 2.5A V_{GS} =2.7V, I _D = 2.5A		0.030 0.037	0.040 0.045	Ω Ω
Table 5.	Dynamic	olete		90	9	

Table 4. **On/off states**

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$	<i>p</i> -	9.5		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =15V, f = 1 MHz, V _{GS} = 0		460 200 50		pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} =10V, I _D = 4.5A V _{GS} =4.5V		8.5 1.8 2.4	11.5	nC nC nC

	C _{rss}	capacitance	VGS - U		50		pF
	Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 10V, I_D = 4.5A$ $V_{GS} = 4.5V$		8.5 1.8 2.4	11.5	nC nC nC
obsole	1. Pulsed: p Table 6.	bulse duration=300µs, duty cycle Switching times	1.5%				
0.	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Obsoli	t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 10V, I _D = 2.5A, R _G =4.7Ω, V _{GS} =4.5V <i>Figure 14 on page 8</i>		7 33 27 10		ns ns ns ns
	t _{d(off)} t _f t _c	Off-voltage rise time Fall time Cross-over time	Vclamp =16V, $I_D = 5A$ $R_G = 4.7\Omega$, $V_{GS} = 4.5V$ <i>Figure 16 on page 8</i>		26 11 21		ns ns ns

Isp Source-drain current 5 A IspM ⁽¹⁾ Source-drain current (pulsed) 20 A Vsp ⁽²⁾ Forward on voltage Isp = 5A, Vgs = 0 1.2 V 1r Reverse recovery time Isp = 5A, di/dt = 100A/µs, Vps = 10V, T_J = 150°C 13 µC IRRM Reverse recovery current Isp = 150°C 13 µC IRRM Reverse recovery current Figure 16 on page 8 1 A 1. Pulse width limited by safe operating area 2. Pulsed: pulse duration=300µs, duty cycle 1.5% 0 0 0 0 2. Pulsed: pulse duration=300µs, duty cycle 1.5% 0 <
$V_{SD}^{(2)}$ Forward on voltage $I_{SD} = 5A, V_{GS} = 0$ 1.2V t_{rr} Reverse recovery time $I_{SD} = 5A, di/dt = 100A/\mu s, V_{DD} = 10V, T_J = 150°C$ 26ns I_{RRM} Reverse recovery current $V_{DD} = 10V, T_J = 150°C$ 13 μC 1Pulse width limited by safe operating area2Pulsed: pulse duration=300µs, duty cycle 1.5%
t_{rr} Q_{rr} I_{RRM} Reverse recovery time Reverse recovery charge Reverse recovery current $I_{SD} = 5A$, $di/dt = 100A/\mu s$, $V_{DD} = 10V$, $T_{J} = 150^{\circ}C$ Figure 16 on page 826 13 1ns μC A1. Pulse width limited by safe operating area2. Pulsed: pulse duration=300µs, duty cycle 1.5%
t_{rr} Q _{rr} IRRMReverse recovery time Reverse recovery charge Reverse recovery currentdi/dt = 100A/ μ s, V _{DD} = 10V, T _J = 150°C Figure 16 on page 826 13 1ns μ C A1. Pulse width limited by safe operating area2.Pulsed: pulse duration=300 μ s, duty cycle 1.5%6000000000000000000000000000000000000
 1. Pulse width limited by safe operating area 2. Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 7. Source drain diode

57

2.1 Electrical characteristics (curves)





Figure 3. Thermal impedance



30.0

0

lo(A)

8

2

1

3

lo(A)

4

5

0

2

4

6





Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations






Figure 12. Source-drain diode forward characteristics




Figure 11. Normalized on resistance vs. temperature








Figure 13. Thermal resistance and max power



3 Test circuit













Figure 15. Gate charge test circuit










4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s) Obsolete Product(s) Obsolete Product(s)

57



TSSOP8 MECHANICAL DATA

5 Revision history

Table 8.Document revision history

	Date	Revision	Changes
	09-Sep-2004	3	Initial electronic version
	03-Aug-2006	4	The document has been reformatted, SOA updated
	01-Feb-2007	5	Typo mistake on Table 2.
	25-Oct-2007	6	Update marking on Table 1
obsole obsole	ste Prode		obsolete Product(s) obsolete Product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

