

1200 V High Voltage High and Low Side Driver

BM60213FV-C

General Description

The BM60213FV-C is high and low side drive IC which operates up to 1200 V with bootstrap operation, which can drive N-channel power MOSFET and IGBT. Under-voltage Lockout (UVLO) function is built-in.

Features

- AEC-Q100 Qualified (Note 1)
- High-Side Floating Supply Voltage 1200 V
- Under Voltage Lockout Function
- 3.3 V and 5.0 V Input Logic Compatible (Note 1) Grade 1

Applications

- MOSFET Gate Driver
- IGBT Gate Driver

Key Specifications

- High-Side Floating Supply Voltage: 1200 V
- Maximum Gate Drive Voltage: 24 V
- Turn ON/OFF Time: 75 ns (Max)
- Logic Input Minimum Pulse Width: 60 ns (Max)

Package

SSOP-B20W


W(Typ) x D(Typ) x H(Max)

6.50 mm x 8.10 mm x 2.01 mm



SSOP-B20W

Typical Application Circuit



○Product structure : Silicon integrated circuit ○This product has no designed protection against radioactive rays


Contents

General Description	1
Features	1
Applications	1
Key Specifications.....	1
Package	1
Typical Application Circuit.....	1
Contents	2
Recommended Range of External Constants	3
Pin Configuration	3
Pin Descriptions.....	3
Description of Functions and Examples of Constant Setting	5
Absolute Maximum Ratings.....	7
Thermal Resistance	8
Recommended Operating Conditions	8
Electrical Characteristics	9
Typical Performance Curves.....	10
Figure 6. VCCB Circuit Current 1 vs Low-side Supply Voltage (OUTB=L)	10
Figure 7. VCCB Circuit Current 2 vs Low-side Supply Voltage (OUTB=H).....	10
Figure 8. VCCB Circuit Current 3 vs Low-side Supply Voltage (INA=10 kHz, Duty=50 %).....	10
Figure 9. VCCB Circuit Current 4 vs Low-side Supply Voltage (INA=20 kHz, Duty=50 %).....	10
Figure 10. VCCA Circuit Current 1 vs High-side Floating Supply Voltage (OUTA=L)	11
Figure 11. VCCA Circuit Current 2 vs High-side Floating Supply Voltage (OUTA=H).....	11
Figure 12. Logic H/L Level Input Voltage vs High-side Floating Supply Voltage	11
Figure 13. OUTA (OUTB)Output Voltage vs Logic Input Voltage ($V_{CCB}=15\text{ V}$, $V_{CCA}=15\text{ V}$, $T_a=+25\text{ }^\circ\text{C}$).....	11
Figure 14. Logic Pull-down Resistance vs Temperature.....	12
Figure 15. Logic Pull-down Current vs Temperature.....	12
Figure 16. Logic Input Minimum Pulse Width vs Temperature	12
Figure 17. ENA Input Mask Time vs Temperature.....	12
Figure 18. OUTA ON Resistance (Source) vs Temperature	13
Figure 19. OUTA ON Resistance (Sink) vs Temperature.....	13
Figure 20. OUTB ON Resistance (Source) vs Temperature	13
Figure 21. OUTB ON Resistance (Sink) vs Temperature	13
Figure 22. OUTA Turn ON Time vs Temperature (INA=PWM, INB=L)	14
Figure 23. OUTA Turn OFF Time vs Temperature (INA=PWM, INB=L).....	14
Figure 24. OUTB Turn ON Time vs Temperature (INA=L, INB=PWM).....	14
Figure 25. OUTB Turn OFF Time vs Temperature (INA=L, INB=PWM)	14
Figure 26. VCCB UVLO ON/OFF Voltage vs Temperature.....	15
Figure 27. VCCB UVLO Mask Time vs Temperature	15
Figure 28. VCCA UVLO ON/OFF Voltage vs Temperature.....	15
Figure 29. VCCA UVLO Mask Time vs Temperature	15
I/O Equivalence Circuits	16
Operational Notes	18
Ordering Information	20
Marking Diagram.....	20
Physical Dimension and Packing Information	21
Revision History.....	22

Recommended Range of External Constants

Pin Name	Symbol	Recommended Value			Unit
		Min	Typ	Max	
VCCA	C _{VCCA}	0.1	1.0	-	μF
VCCB	C _{VCCB}	0.1	1.0	-	μF
VREG	C _{VREG}	0.1	3.3	10.0	μF

Pin Configuration



Pin Descriptions

Pin No.	Pin Name	Function
1	NC	Non-connection
2	GND2	High-side ground pin
3	NC	Non-connection
4	NC	Non-connection
5	OUTAL	High-side(OUTA) output pin (Sink)
6	OUTAH	High-side(OUTA) output pin (Source)
7	VCCA	High-side power supply pin
8	NC	Non-connection
9	GND2	High-side ground pin
10	NC	Non-connection
11	GND1	Input-side ground pin
12	ENA	Input enabling signal input pin
13	INA	Control input pin for high-side
14	INB	Control input pin for low-side
15	VREG	Power supply pin for input circuit
16	VCCB	Low-side and input-side power supply pin
17	OUTBH	Low-side(OUTB) output pin (Source)
18	OUTBL	Low-side(OUTB) output pin (Sink)
19	PGND	Low-side ground pin
20	GND1	Input-side ground pin

Pin Descriptions - continued

1. **VCCA (High-side power supply pin)**
The VCCA pin is a power supply pin on the high-side output. To reduce voltage fluctuations due to the OUTA pin output current, connect a bypass capacitor between the VCCA and GND2 pins.
2. **GND2 (High-side ground pin)**
The GND2 pin is a ground pin on the high-side. Connect the GND2 pin to the emitter/source of a high-side power device.
3. **VCCB (Low-side and input-side power supply pin)**
The VCCB pin is a power supply pin on the low-side output. To reduce voltage fluctuations due to the OUTB pin output current, connect a bypass capacitor between the VCCB and PGND pins.
4. **GND1 (Input-side ground pin)**
The GND1 pin is a ground pin on the input side.
5. **VREG (Power supply pin for input circuit)**
The VREG pin is a power supply pin for the input circuit. To suppress voltage fluctuations due to the current to drive internal transformers, connect a bypass capacitor between the VREG and GND1 pins.
6. **INA, INB, ENA (Control input pin)**
The INA, INB and ENA pins are used to determine output logic.

ENA	INA	INB	OUTA	OUTB
L	X	X	L	L
H	L	L	L	L
H	L	H	L	H
H	H	L	H	L
H	H	H	L	L

X: Don't care

The High output of OUTA (OUTB) becomes effective in ENA=H and L to H edge input of INA (INB).

7. **OUTAH, OUTAL, OUTBH, OUTBL (Output pin)**
The OUTAH pin and the OUTBH pin are source side pins used to drive the gate of a power device, and the OUTAL pin and the OUTBL pin are sink side pins used to drive the gate of a power device.
8. **PGND (Low-side ground pin)**
The PGND pin is a ground pin on the low-side. Connect the PGND pin to the emitter/source of a low-side power device.




Figure 1. Input and Output Logic Timing Chart

Description of Functions and Examples of Constant Setting

1. Under-voltage Lockout (UVLO) function

The BM60213FV-C has the Under-voltage Lockout (UVLO) function both the high and low voltage sides. When the power supply voltage drops to V_{UVLOL} (Typ 8.5 V), the OUTA(OUTB) pin will output the "L" signal. When the power supply voltage rises to V_{UVLOH} (Typ 9.5 V), the OUT pin will return to a normal state. In addition, to prevent malfunctions due to noises, a mask time of $t_{UVLOMSK}$ (Typ 2.5 μ s) is set on both the high and the low voltage sides.




Figure 2. High-side UVLO Function Operation Timing Chart




Figure 3. Low-side UVLO Function Operation Timing Chart

2. I/O condition table

No.	Status	Input					Output	
		VCCB	VCCA	ENA	INB	INA	OUTB	OUTA
1	VCCB UVLO	UVLO	X	X	X	X	L	L
2	VCCA UVLO	o	UVLO	L	X	X	L	L
3		o	UVLO	H	L	X	L	L
4		o	UVLO	H	H	L	H	L
5		o	UVLO	H	H	H	L	L
6	Disable	o	o	L	X	X	L	L
7	Normal Operation	o	o	H	L	L	L	L
8		o	o	H	L	H	L	H
9		o	o	H	H	L	H	L
10		o	o	H	H	H	L	L

o: V_{CCA} or $V_{CCB} > UVLO$, X: Don't care

Description of Functions and Examples of Constant Setting - continued

3. Power supply startup/shutdown sequence




Figure 4. Power Supply Startup/Shutdown Sequence

Absolute Maximum Ratings

Parameter	Symbol	Limits	Unit
High-side Floating Supply Voltage	V_{CCA}	-0.3 to +1230 ^(Note 2)	V
High-side Floating Supply Offset Voltage	GND2	$V_{CCA}-30$ to $V_{CCA}+0.3$	V
High-side Floating Output Voltage OUTA	V_{OUTA}	GND2-0.3 to $V_{CCA}+0.3$	V
Low-side Supply Voltage	V_{CCB}	-0.3 to +30.0 ^(Note 2)	V
Low-side Output Voltage OUTB	V_{OUTB}	-0.3 to $+V_{CCB}+0.3$ or +30.0 ^(Note 2)	V
PGND Pin Voltage	V_{PGND}	-0.3 to +7.0 ^(Note 2)	V
Logic Input Voltage (INA, INB, ENA)	V_{IN}	-0.3 to $+V_{CCB}+0.3$ or +30.0 ^(Note 2)	V
OUTA Pin Output Current (Peak 1 μ s)	$I_{OUTAPEAK}$	5.0 ^(Note 3)	A
OUTB Pin Output Current (Peak 1 μ s)	$I_{OUTBPEAK}$	5.0 ^(Note 3)	A
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 2) Relative to GND1.

(Note 3) Must not exceed Tjmax=150 °C.

Thermal Resistance (Note 4)

Parameter	Symbol	Thermal Resistance (Typ)		Unit
		1s ^(Note 6)	2s2p ^(Note 7)	
SSOP-B20W				
Junction to Ambient	θ_{JA}	151.5	80.6	°C/W
Junction to Top Characterization Parameter ^(Note 5)	Ψ_{JT}	47	40	°C/W

(Note 4) Based on JESD51-2A(Still-Air)

(Note 5) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 6) Using a PCB board based on JESD51-3.

(Note 7) Using a PCB board based on JESD51-7.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mmt

Top	
Copper Pattern	Thickness
Footprints and Traces	70 μ m

Layer Number of Measurement Board	Material	Board Size
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 μ m	74.2 mm x 74.2 mm	35 μ m	74.2 mm x 74.2 mm	70 μ m

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
High-side Floating Supply Voltage	V_{CCA}	GND2+10	GND2+15	GND2+24	V
High-side Floating Supply Offset Voltage	GND2	-	-	1200	V
High-side Floating Output Voltage OUTA	V_{OUTA}	GND2	-	V_{CCA}	V
Low-side Output Voltage OUTB	V_{OUTB}	GND1	-	V_{CCB}	V
Logic Input Voltage (INA, INB, ENA)	V_{IN}	GND1	-	V_{CCB}	V
Low-side Supply Voltage	V_{CCB}	10	15	24	V
Operating Temperature	Topr	-40	+25	+125	°C

Electrical Characteristics

(Unless otherwise specified Ta=-40 °C to +125 °C, V_{CCA}-GND2=10 V to 24 V, V_{CCB}=10 V to 24 V)

Parameter	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
General						
VCCB Circuit Current 1	I _{CC11}	0.60	1.00	1.60	mA	OUTB=L
VCCB Circuit Current 2	I _{CC12}	0.60	1.00	1.60	mA	OUTB=H
VCCB Circuit Current 3	I _{CC13}	1.60	2.40	4.20	mA	INA=10 kHz, Duty=50 %
VCCB Circuit Current 4	I _{CC14}	1.65	2.45	4.25	mA	INA=20 kHz, Duty=50 %
VCCA Circuit Current 1	I _{CC21}	0.30	0.57	0.97	mA	OUTA=L
VCCA Circuit Current 2	I _{CC22}	0.25	0.47	0.80	mA	OUTA=H
Logic Block						
Logic High Level Input Voltage	V _{INH}	2.0	-	V _{CCB}	V	INA, INB, ENA
Logic Low Level Input Voltage	V _{INL}	0	-	0.8	V	INA, INB, ENA
Logic Pull-down Resistance	R _{IND}	25	50	100	kΩ	INA<3 V, INB<3 V, ENA<3 V
Logic Pull-down Current	I _{IND}	20	50	150	μA	INA≥3 V, INB≥3 V, ENA≥3 V
Logic Input Minimum Pulse Width	t _{INMIN}	-	-	60	ns	INA, INB
ENA Input Mask Time	t _{ENAMSK}	0.6	1.0	1.5	μs	ENA
Output						
OUT ON Resistance (Source)	R _{ONH}	0.4	0.9	2.0	Ω	I _{OUT} =-40 mA, OUTA, OUTB
OUT ON Resistance (Sink)	R _{ONL}	0.2	0.6	1.3	Ω	I _{OUT} =40 mA, OUTA, OUTB
OUT Maximum Current (Source)	I _{OUTMAXH}	3.0	4.5	-	A	Guaranteed by design, OUTA, OUTB
OUT Maximum Current (Sink)	I _{OUTMAXL}	3.0	3.9	-	A	Guaranteed by design, OUTA, OUTB
OUT Turn ON Time	t _{PON}	35	55	75	ns	OUTA, OUTB
OUT Turn OFF Time	t _{POFF}	35	55	75	ns	OUTA, OUTB
OUT Propagation Distortion	t _{PDIST}	-25	0	+25	ns	t _{POFF} - t _{PON} , OUTA, OUTB
Delay Matching, HS&LS Turn ON/OFF	t _{DM}	-	-	25	ns	
OUT Rise Time	t _{RISE}	-	50	-	ns	OUT-GND 10 nF, OUTA, OUTB
OUT Fall Time	t _{FALL}	-	50	-	ns	OUT-GND 10 nF, OUTA, OUTB
VREG Output Voltage	V _{VREG}	4.2	4.7	5.2	V	
Common Mode Transient Immunity	CM	100	-	-	kV/μs	Guaranteed by design
Protection Functions						
UVLO OFF Voltage	V _{UVLOH}	9.0	9.5	10.0	V	V _{CCA} , V _{CCB}
UVLO ON Voltage	V _{UVLOL}	8.0	8.5	9.0	V	V _{CCA} , V _{CCB}
UVLO Mask Time	t _{UVLOMSK}	1.0	2.5	5.0	μs	V _{CCA} , V _{CCB}




Figure 5. IN-OUT Timing Chart

Typical Performance Curves




Figure 6. VCCB Circuit Current 1 vs Low-side Supply Voltage (OUTB=L)




Figure 7. VCCB Circuit Current 2 vs Low-side Supply Voltage (OUTB=H)




Figure 8. VCCB Circuit Current 3 vs Low-side Supply Voltage (INA=10 kHz, Duty=50 %)




Figure 9. VCCB Circuit Current 4 vs Low-side Supply Voltage (INA=20 kHz, Duty=50 %)

Typical Performance Curves - continued




Figure 10. VCCA Circuit Current 1 vs High-side Floating Supply Voltage (OUTA=L)




Figure 11. VCCA Circuit Current 2 vs High-side Floating Supply Voltage (OUTA=H)




Figure 12. Logic H/L Level Input Voltage vs High-side Floating Supply Voltage




Figure 13. OUTA (OUTB) Output Voltage vs Logic Input Voltage (V_{CCB}=15 V, V_{CCA}=15 V, Ta=+25 °C)

Typical Performance Curves - continued




Figure 14. Logic Pull-down Resistance vs Temperature




Figure 15. Logic Pull-down Current vs Temperature




Figure 16. Logic Input Minimum Pulse Width vs Temperature




Figure 17. ENA Input Mask Time vs Temperature

Typical Performance Curves - continued




Figure 18. OUTA ON Resistance (Source) vs Temperature




Figure 19. OUTA ON Resistance (Sink) vs Temperature




Figure 20. OUTB ON Resistance (Source) vs Temperature




Figure 21. OUTB ON Resistance (Sink) vs Temperature

Typical Performance Curves - continued




Figure 22. OUTA Turn ON Time vs Temperature (INA=PWM, INB=L)




Figure 23. OUTA Turn OFF Time vs Temperature (INA=PWM, INB=L)




Figure 24. OUTB Turn ON Time vs Temperature (INA=L, INB=PWM)




Figure 25. OUTB Turn OFF Time vs Temperature (INA=L, INB=PWM)

Typical Performance Curves - continued




Figure 26. VCCB UVLO ON/OFF Voltage vs Temperature




Figure 27. VCCB UVLO Mask Time vs Temperature




Figure 28. VCCA UVLO ON/OFF Voltage vs Temperature




Figure 29. VCCA UVLO Mask Time vs Temperature

I/O Equivalence Circuits

Pin No.	Pin Name	I/O equivalence circuits
	Function	
6	OUTAH	
	High-side(OUTA) output pin (Source)	
5	OUTAL	
	High-side(OUTA) output pin (Sink)	
13	INA	
	Control input pin for high-side	
14	INB	
	Control input pin for low-side	
12	ENA	
	Input enabling signal input pin	
15	VREG	
	Power supply pin for input circuit	

I/O Equivalence Circuits – continued

Pin No.	Pin Name	I/O equivalence circuits
	Function	
17	OUTBH	<p>The diagram illustrates the internal circuitry for three pins. Pin 17 (OUTBH) is connected to a PMOS transistor whose source is tied to VCCB and whose gate is driven by an external signal. Pin 18 (OUTBL) is connected to an NMOS transistor whose source is tied to GND1 and whose gate is driven by an external signal. Pin 19 (PGND) is connected to a PMOS transistor whose source is tied to GND1 and whose gate is driven by an external signal. Additionally, there are three diodes: one between VCCB and OUTBH, one between OUTBH and OUTBL, and one between OUTBL and GND1.</p>
	Low-side(OUTB) output pin (Source)	
18	OUTBL	
	Low-side(OUTB) output pin (Sink)	
19	PGND	
	Low-side ground pin	

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

10. Regarding the Input Pin of the IC

This IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

- When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
- When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 30. Example of IC Structure

11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

Ordering Information




Package
FV:SSOP-B20W


Rank
C:for Automotive applications
Packaging and forming specification
E2: Embossed tape and reel

Marking Diagram

SSOP-B20W (TOP VIEW)



Physical Dimension and Packing Information



Revision History

Date	Revision	Changes
26.Oct.2018	001	New Release

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.