

[Order](#page-21-0) Now



#### Support &  $22$ **[Community](#page-21-0)**

#### **[TPS2421-1](http://www.ti.com/product/tps2421-1?qgpn=tps2421-1), [TPS2421-2](http://www.ti.com/product/tps2421-2?qgpn=tps2421-2)**

SLUS907K –JANUARY 2009–REVISED JUNE 2019

## **TPS2421-x 5-A, 20-V Integrated FET Hot Swap**

**Technical [Documents](#page-21-0)** 

#### <span id="page-0-1"></span>**1 Features**

- Integrated Pass MOSFET
- <span id="page-0-3"></span>Up to 20-V Bus Operation
- Programmable Fault Current
- Current Limit Proportionally Larger than Fault Current
- Programmable Fault Timer
- Internal MOSFET Power Limiting
- <span id="page-0-6"></span>• Latch-Off on Fault (TPS2421-1) and Retry (TPS2421-2) Versions
- SO-8 PowerPad<sup>™</sup> Package
- $-40^{\circ}$ C to  $+125^{\circ}$ C Junction Temperature Range
- <span id="page-0-4"></span>• UL2367 Recognized - File Number E169910

### <span id="page-0-2"></span>**2 Applications**

- RAID Arrays
- **Telecommunications**
- Plug-In Circuit Boards
- **Disk Drives**
- <span id="page-0-5"></span>• SSDs
- PCIE
- <span id="page-0-7"></span><span id="page-0-0"></span>**Fan Control**

### **3 Description**

Tools & [Software](#page-21-0)

The TPS2421 device provides highly integrated hot swap power management and superior protection in applications where the load is powered by busses up to 20 V. The TPS2421 device is well suited to standard bus voltages as low as 3.3 V because of the maximum-UV turnon threshold of 2.9 V. These devices are very effective in systems where a voltage bus must be protected to prevent shorts from interrupting or damaging the unit. The TPS2421 device is an easy to use devices in an 8-pin PowerPad™ SO-8 package.

The TPS2421 device has multiple programmable protection features. Load protection is accomplished by a non-current limiting fault threshold, a hard current limit, and a fault timer. The current dual thresholds allow the system to draw short high current pulses, while the fault timer is running, without causing a voltage droop at the load. An example of this is a disk drive startup. This technique is ideal for loads that experience brief high demand, but benefit from protection levels in-line with their average current draw.

Hotswap MOSFET protection is provided by power limit circuitry which protects the internal MOSFET against SOA related failures.

The TPS2421 device is available in latch-off on fault (TPS2421-1) and retry on fault (TPS2421-2).

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

## **Table of Contents**





#### <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





### Changes from Revision H (January 2014) to Revision I **Page**







### Changes from Revision G (May 2013) to Revision H **Page Page**

**EXAS ISTRUMENTS** 



#### Changes from Revision G (May 2013) to Revision H **Page Page**



#### Changes from Revision F (April 2013) to Revision G **Page** Page **Page**



#### **Changes from Revision E (September 2011) to Revision F Page**





#### **[TPS2421-1,](http://www.ti.com/product/tps2421-1?qgpn=tps2421-1) [TPS2421-2](http://www.ti.com/product/tps2421-2?qgpn=tps2421-2)** SLUS907K –JANUARY 2009–REVISED JUNE 2019 **[www.ti.com](http://www.ti.com)**



*[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS907K&partnum=TPS2421-1)* Copyright © 2009–2019, Texas Instruments Incorporated

4



## <span id="page-4-0"></span>**5 Device Comparison Table**

<span id="page-4-2"></span>

### <span id="page-4-1"></span>**6 Pin Configuration and Functions**



#### **Pin Functions**

<span id="page-4-4"></span><span id="page-4-3"></span>

### <span id="page-5-0"></span>**7 Specifications**

#### <span id="page-5-1"></span>**7.1 Absolute Maximum Ratings(1)**

over operating free-air temperature range (unless otherwise noted)<sup>(2)</sup>



(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND.

(3) Do not apply voltage to these pins.

### <span id="page-5-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### <span id="page-5-3"></span>**7.3 Recommended Operating Conditions**



#### <span id="page-5-6"></span><span id="page-5-5"></span><span id="page-5-4"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application report.



#### <span id="page-6-0"></span>**7.5 Electrical Characteristics**

Unless otherwise noted: 3 V ≤ V<sub>VIN</sub> ≤ 18 V, EN = 0 V, PG = FLT = open, R<sub>OUT</sub> = open, R<sub>RSET</sub> = 49.9 kΩ, –40°C ≤ Tյ ≤ +125°C, No external capacitor connected to VOUT

<span id="page-6-4"></span><span id="page-6-3"></span><span id="page-6-2"></span><span id="page-6-1"></span>



#### **Electrical Characteristics (continued)**

Unless otherwise noted: 3 V ≤ V<sub>VIN</sub> ≤ 18 V,  $\overline{EN}$  = 0 V,  $\overline{PG}$  =  $\overline{FLT}$  = open,  $R_{OUT}$  = open,  $R_{RSET}$  = 49.9 kΩ, -40°C ≤ T<sub>J</sub> ≤ +125°C, No external capacitor connected to VOUT



*[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS907K&partnum=TPS2421-1)* Copyright © 2009–2019, Texas Instruments Incorporated



#### **7.6 Typical Characteristics**

<span id="page-8-1"></span><span id="page-8-0"></span>

SLUS907K –JANUARY 2009–REVISED JUNE 2019 **[www.ti.com](http://www.ti.com)**



#### **Typical Characteristics (continued)**

<span id="page-9-1"></span><span id="page-9-0"></span>



#### <span id="page-10-0"></span>**8 Detailed Description**

#### <span id="page-10-1"></span>**8.1 Overview**

The TPS2421 device provides highly integrated hot swap power management and superior protection in applications where the load is powered by busses up to 20 V.

The device has multiple programmable protection features. Load protection is accomplished by a non-current limiting fault threshold, a hard current limit, and a fault timer. Hotswap MOSFET protection is provided by power limit circuitry which protects the internal MOSFET against SOA related failures.

#### <span id="page-10-2"></span>**8.2 Functional Block Diagram**





**EXAS** 

**NSTRUMENTS** 

#### <span id="page-11-0"></span>**8.3 Feature Description**

#### <span id="page-11-1"></span>**8.3.1 CT**

Connect a capacitor from CT to GND to set the fault time. The fault timer starts when  $I_{\text{VOLIT}}$  exceeds  $I_{\text{SET}}$  or when SOA protection mode is active, charging the capacitor with 35 μA from GND towards an upper threshold of 1.4 V. If the capacitor reaches the upper threshold, the internal pass MOSFET is turned off. For the TPS2421-1 device, the MOSFET remains off until  $\overline{EN}$  is cycled. For the TPS2421-2 device, the capacitor discharges at 1.4  $\mu$ A to 0.16 V and then re-enable the pass MOSFET. If the upper threshold is not crossed, the capacitor discharges at 40 μA to 0.16 V and then to 0 V at 1.4 μA. When the device is disabled, CT is pulled to GND through a 50-kΩ resistor.

The timer period must be chosen long enough to allow the external load capacitance to charge. The nominal (not including component tolerances) fault timer period is selected using [Equation 1](#page-11-3) where  $T_{F\text{AULT}}$  is the minimum timer period in seconds and  $C<sub>CT</sub>$  is in Farads.

$$
C_{CT} = \frac{T_{FAULT}}{40 \times 10^3} \tag{1}
$$

<span id="page-11-3"></span>For the TPS2421-2 device, the second and subsequent retry timer periods are slightly shorter than the first retry period. CT nominal (not including component tolerances) discharge time,  $t_{SD}$  from 1.4 V to 0.16 V is shown in [Equation 2](#page-11-4), where  $C_{CT}$  is in Farads and  $t_{SD}$  is in seconds.

$$
T_{SD} = 885.7 \times 10^3 \times C_{CT}
$$

(2)

<span id="page-11-4"></span>The nominal ratio of on to off times represents about a 3.7% duty cycle when a hard fault is present on the output.

#### **8.3.2 FLT**

Open-drain output that pulls low on any condition that causes the output to open. These conditions are either an overload with a fault time-out, or a thermal shutdown.  $\overline{FLT}$  becomes operational before UV, when V<sub>VIN</sub> is greater than 1 V. FLT pulses low momentarily prior to the onset of  $V_{VOII}$  ramp up during IN or  $\overline{EN}$  based startup.

#### **8.3.3 GND**

This is the most negative voltage in the circuit and is used as reference for all voltage measurements unless otherwise specified.

#### **8.3.4 ISET**

A resistor from this pin to GND sets both the fault current ( $I_{\text{SET}}$ ) and current limit ( $I_{\text{LIM}}$ ) levels. The current limit is internally set at 150% of the fault current. The fault timer described in the CT section starts when  $I_{VOUT}$  exceeds  $I_{\text{SET}}$ 

The internal MOSFET actively limits current if  $I_{V}$  reaches the current limit set point. The fault timer operation is the same in this mode as described previously.

<span id="page-11-2"></span>The fault current value is programmed as shown in [Equation 3](#page-11-2):

$$
R_{RSET} = \frac{200 k\Omega}{I_{SET}}
$$

(3)

**EN:** When this pin is pulled low, the device is enabled. The input threshold is hysteretic, allowing the user to program a startup delay with an external RC circuit.  $\overline{EN}$  is pulled to VIN with a 10-MΩ resistor and to GND with a 16.8-MΩ resistor. Because high impedance pullup and pulldown resistors are used to reduce current draw, any external FET controlling this pin must be low leakage.

#### **8.3.5 VIN**

Input voltage to the TPS2421 device. The recommended operating voltage range is 3 V to 20 V. Connect VIN to the power source.

*[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS907K&partnum=TPS2421-1)* Copyright © 2009–2019, Texas Instruments Incorporated



#### **Feature Description (continued)**

#### **NOTE**

(For TPS2421-1 only) Brownout-type conditions (VIN < 2.85 V) prior to startup can trigger the fault logic and prevent startup. For more information go to [E2E.TI.com](http://e2e.ti.com).

#### <span id="page-12-1"></span>**8.3.6 VOUT**

Output connection for the TPS2421 device.  $V_{VOUT}$  in the ON condition considering the ON resistance of the internal MOSFET,  $R_{ON}$  is shown in [Equation 4:](#page-12-2)

 $V_{VOUT} = V_{VIN} - R_{ON} \times I_{VOUT}$ 

<span id="page-12-2"></span>Connect VOUT to the load.

#### **8.3.7 PG**

Active low, Open Drain output, Power Good indicates that there is no fault condition and the output voltage is within 0.5 V of the input voltage.  $\overline{PG}$  becomes operational before UV, whenever  $V_{V|N}$  is greater than 1 V.

#### <span id="page-12-0"></span>**8.4 Device Functional Modes**

#### **8.4.1 Startup**

Large inrush current occurs when power is applied to discharged capacitors and load. During the inrush period, the TPS2421 device operates in power limit (or SOA protect mode) managing the current as  $V_{V\text{OUT}}$  rises. In SOA protect mode, the internal MOSFET power dissipation ( $[V_{VIN} - V_{VOUT}] \times I_{VOUT}$ ) is regulated at 5 W typical while the fault timer starts and C<sub>CT</sub> ramps up. As the charge builds on C<sub>LOAD</sub>, the current increases towards I<sub>LIM</sub>. When the capacitor is fully charged,  $I_{\text{VOUT}}$  drops to the dc load value, the fault timer stops, and  $C_{CT}$  ramps down. In order for the TPS2421 device to start properly, the fault timer duration must exceed  $C_{LOAD}$  startup time, t<sub>ON</sub>. Startup time without additional dc loading is calculated using [Equation 5](#page-12-3) where  $P_{LIM} = 5 W$  (typical).

$$
t_{ON} = \frac{C_{LOAD} \times P_{LIM}}{2 \times I_{LIM}^2} + \frac{C_{LOAD} \times V_{VIN}^2}{2 \times P_{LIM}}
$$

<span id="page-12-3"></span>When the load has a resistive component in addition to  $C_{\text{LOAD}}$ , the fault time must be extended because the resistive load current is unavailable to charge  $C_{\text{LOAD}}$ . Use [Table 1](#page-12-4) and [Table 2](#page-12-5) to predict startup time in the presence of resistive dc loading.

Refer to the TPS2421 Design Calculator Tool [\(SLUC427\)](http://www.ti.com/lit/zip/sluc427) for assistance with design calculations.

<span id="page-12-4"></span>

$\mathsf{R}_{\mathsf{LOAD}_{-}}(\Omega)$	$C_{\text{LOAD}}$ = 100 µF	$C_{\text{LOAD}}$ = 220 µF	$C_{\text{LOAD}}$ = 470 µF	$C_{\text{LOAD}}$ = 1000 µF
1000	0.43	0.95	2.03	4.33
	0.5	1.11	2.36	5.03
	0.61	1.34	2.87	6.
	0.91		4.28	9.11
2.5	31.،	2.88	6.14	13.07

Table 1. Startup Time (ms) with DC Loading:  $V_{IN} = 5 V$ ,  $P_{LIM} = 3 W$ ,  $I_{LIM} = 5 A$ 

**Table 2. Startup Time (ms) with DC Loading:**  $V_{IN} = 12 V$ **,**  $P_{LIM} = 3 W$ **,**  $I_{LIM} = 5 A$ 

<span id="page-12-5"></span>

$\mathsf{R}_{\mathsf{LOAD}}(\Omega)$	$C_{\text{LOAD}}$ = 100 µF	$C_{\textsf{LOAD}}$ = 220 µF	$C_{\text{LOAD}}$ = 470 $\mu$ F	$C_{\text{LOAD}} = 1000 \mu F$
10000	2.46	5.41	11.56	24.59
100	2.67	5.87	12.55	26.69
50	2.93	6.45	13.79	29.34
15	6.7	14.74	31.5	67.01
13	11.68	25.69	54.87	116.75

Copyright © 2009–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS907K&partnum=TPS2421-1)*

(4)

(5)

# **NSTRUMENTS**

#### <span id="page-13-0"></span>**8.4.2 Maximum Allowable Load to Ensure Successful Startup**

<span id="page-13-2"></span><span id="page-13-1"></span>The power limiting function of the TPS2421 provides effective protection and limits the maximum allowable resistive load ( $R_{MIN}$ ) during startup to ensure SOA of the device. Load resistance lower than  $R_{MIN}$  can cause the output to shut off due to  $CT$  timeout or thermal shutdown. The equation for maximum load  $R_{MIN}$  as a function of  $V_{IN}$ ,  $P_{LIM}$  and  $I_{LIM}$  is given by [Equation 6](#page-13-2):

$$
R_{LOAD} > R_{MIN} = max\left(\frac{V_{IN}^2}{4 \times P_{LIM(min)}}, \frac{V_{IN}}{I_{LIM(min)} \times K}\right) = max\left(\frac{V_{IN}^2}{12}, \frac{V_{IN}}{I_{LIM(min)} \times K}\right)
$$

where

- $K = 0.15$  for  $R_{\text{RSET}} = 200 \text{ k}\Omega$
- $K = 0.3$  for  $R_{\text{BSFT}} = 100 \text{ k}\Omega$
- $K = 0.5$  for  $R_{RSET} = 49.9$  kΩ
- $I_{LIM(min)}$  is the current limit minimum specification given in the EC Table (6)

The device fails to start if  $R_{LOAD} < R_{MIN}$ . It either enters thermal shutdown or CT timer may timeout. The load resistance during startup (R<sub>LOAD</sub>) must be higher than R<sub>MIN</sub> for a successful startup. Ensure that R<sub>LOAD</sub> is > R<sub>MIN</sub> per [Equation 6](#page-13-2).

#### *8.4.2.1 Enable Pin Considerations*

For the case when  $\overline{EN}$  is simply connected to GND, the TPS2421 device starts ramping the voltage on VOUT as VIN rises above UVLO (approximately 2.85 V typical). If IN does not ramp monotonically, the TPS2421 may momentarily turnoff then on during startup if IN falls below approximately 2.7 V. To avoid this problem, EN assertion can be delayed until IN is sufficiently above UVLO. A simple approach is shown in [Figure 12](#page-13-4). The 100 kΩ pullup resistor de-asserts EN when VIN is above approximately 1.75 V maximum which is well below the minimum UVLO of approximately 2.6 V. The Zener diode ensures that EN remains below 5 V. User control to enable the TPS2421 device is applied at the ON node to turn on the FET once IN has risen sufficiently above UVLO.





#### <span id="page-13-4"></span><span id="page-13-3"></span>*8.4.2.2 Fault Timer*

The fault timer is active when the TPS2421 device is in SOA protect mode or the current is above  $I_{\text{SET}}$ . [Figure 13](#page-14-0) illustrates operation during non-faulted startup ( $C_{\text{LOAD}}$  = 470  $\mu$ F and  $I_{\text{VOUT}}$  = 1 A in a 12 V system).  $C_{CT}$  charges at approximately 35 µA until TPS2421 device exits SOA protect mode, discharges quickly (approximately 40 µA) to approximately 0.16 V, and then decays slowly (approximately  $1.4 \mu$ A) towards zero.



**NSTRUMENTS** 



**Figure 13. Fault Timer Operation During Startup**

<span id="page-14-1"></span><span id="page-14-0"></span> $C_{CT}$  can be chosen for fault-free startup including expected  $C_{LOAD}$  and  $C_{CT}$  capacitance tolerance as shown in [Equation 7](#page-14-1).

$$
C_{CT} = \frac{(1 + C_{LOAD\_TOL} + C_{CT\_TOL}) \times t_{ON}}{40000}
$$
 (7)

#### *8.4.2.3 Normal Operation*

When load current exceeds  $I_{\text{SET}}$  during normal operation the fault timer starts. If load current drops below  $I_{\text{SET}}$ before the fault timer expires, normal operation continues. If load current stays above the  $I_{\text{SET}}$  threshold the fault timer expires and a fault is declared. When a fault is declared a TPS2421-1 device turns off an can be restarted by cycling power or toggling the  $\overline{EN}$  signal. A TPS2421-2 device attempts to turn on at a 3.7% duty cycle until the fault is cleared. When  $I_{\text{LIM}}$  is reached during a fault the device goes into current limit and the fault timer keeps running.

#### *8.4.2.4 Startup into a Short*

The controller attempts to power on into a short for the duration of the timer. [Figure 11](#page-9-0) shows a small current resulting from power limiting the internal MOSFET. This occurs only once for theTPS2421-1 device. For the TPS2421-2 device, the cycle repeats at a 3.7% duty cycle as shown in [Figure 10](#page-9-1).

#### **8.4.3 Shutdown Modes**

#### *8.4.3.1 Hard Overload - Fast Trip*

When a hard overload causes the load current to exceed approximately 1.6  $\times$  I<sub>LIM</sub> the TPS2421 immediately shuts off current to the load without waiting for the fault timer to expire. After such a shutoff the TPS2421 device enters startup mode and attempts to apply power to the load. If the hard overload was caused by a transient, then normal startup can be expected. If the hard overload is caused by a persistent, continuous failure then the TPS2421 device enters into current limit during the restart attempt and either latches off (TPS2421-1) or attempts retry (TPS2421-2).

#### *8.4.3.2 Overcurrent Shutdown*

Overcurrent shutdown occurs when the output current exceeds  $I_{\text{SET}}$  for the duration of the fault timer. [Figure 18](#page-18-0) shows a step rise in output current which exceeds the  $I_{\text{SET}}$  threshold but not the  $I_{\text{LIM}}$  threshold. The increased current is on for the duration of the timer. When the timer expires, the output is turned off.

Copyright © 2009–2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS907K&partnum=TPS2421-1)*

# **TRUMENTS**

#### <span id="page-15-0"></span>**8.5 Programming**

#### **8.5.1 Fault (ISET) and Current-Limit (ILIM) Thresholds**

The  $I_{\text{SET}}$  and  $I_{\text{LIM}}$  thresholds is user programmable with a single external resistor connected to ISET and the  $I_{\text{LIM}}$ threshold is internally set according to the  $I_{LIM}/I_{SET}$  ratio specified in the electrical characteristics table. The TPS2421 device uses an internal regulation loop to provide a regulated voltage on the ISET pin. The fault and current-limit thresholds are proportional to the current sourced out of ISET. The recommended 1% resistor range is 49.9 kΩ ≤ R<sub>RSET</sub> ≤ 200 kΩ to ensure the rated accuracy. Many applications require that minimum fault and current limits are known or that maximum current limit is bounded. Considering the tolerance of the fault and current limit thresholds, as well as R<sub>RSET</sub> when selecting values is important. See the *[Electrical Characteristics](#page-6-0)* table for specific fault and current limit settings.

<span id="page-15-1"></span>Using the data for I<sub>SET</sub> and I<sub>LIM</sub> from the *[Electrical Characteristics](#page-6-0)*, equations are generated and used for other set points. [Equation 8](#page-15-1) and [Equation 9](#page-15-2) are used to calculate minimum and maximum  $I_{\text{SET}}$  where  $R_{\text{RSET,max}}$  and  $R_{RSET,min}$  include  $R_{RSET}$  tolerances. [Equation 10](#page-15-3) and [Equation 11](#page-15-4) calculate  $R_{RSET,max}$  and  $R_{RSET,min}$  where  $R_{TOL}$  is the 1% resistor tolerance.

$$
I_{SET,min} = \frac{185.58}{R_{RSET,max}} - 0.13
$$
 (8)

<span id="page-15-2"></span>
$$
I_{SET,max} = \frac{213.68}{R_{RSET,min}} + 0.13
$$
 (9)

<span id="page-15-3"></span>
$$
R_{RSET,min} = (1 + R_{TOL}) \times \frac{213.68}{I_{SET,max} - 0.13}
$$
 (10)

$$
R_{\text{RSET,max}} = (1 - R_{\text{TOL}}) \times \frac{185.58}{I_{\text{SET,min}} + 0.13}
$$
 (11)

<span id="page-15-6"></span><span id="page-15-5"></span><span id="page-15-4"></span>[Equation 12](#page-15-5) and [Equation 13](#page-15-6) are used to calculate minimum and maximum  $I_{LIM}$  where  $R_{RSET,max}$  and  $R_{RSET,min}$ include  $R_{RSET}$  tolerances.

$$
I_{LIM,min} = \frac{232.19}{R_{RSET,max}} - 0.06
$$
\n
$$
I_{LIM,max} = \frac{259.26}{P} + 1.11
$$
\n(12)

$$
R_{RSET,min} \tag{13}
$$



#### <span id="page-16-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-16-3"></span><span id="page-16-1"></span>**9.1 Application Information**

The TPS2421 is an integrated FET hot swap device. It is typically used for Hot-Swap and Power rail protection applications. It operates from 3 V to 20 V with programmable fault current limit, and fault Timer.

<span id="page-16-4"></span>The following design procedure can be used to select component values for the device. This section presents a simplified discussion of the design process.

#### <span id="page-16-2"></span>**9.2 Typical Application**



**Figure 14. Design Example Schematic**

#### <span id="page-16-5"></span>**9.2.1 Design Requirements**

A typical design is shown in [Figure 14](#page-16-5) with the following requirements:

- Nominal input voltage,  $V_{VIN}$ : 12 V
- Maximum expected load current,  $I_{VOUT}$ : 2.1 A
- Load capacitance,  $C_{\text{LOAD}}$ : 220 µF
- Expected resistive load,  $R_{\text{LOAD}}$  during startup: 15  $\Omega$
- Example calculations are shown in the TPS2421 Design Calculator Tool ([SLUC427](http://www.ti.com/lit/zip/sluc427)).

**RUMENTS** 

 $(14)$ 

#### **Typical Application (continued)**

#### **9.2.2 Detailed Design Procedure**

<span id="page-17-2"></span>1. Calculate maximum  $R_{RSET}$  to ensure that minimum  $I_{SET}$  is above maximum operating load current using [Equation 11](#page-15-4) as shown below in [Equation 14.](#page-17-2)

$$
R_{RSET,max} = 0.99 \times \frac{185.58}{2.1 + 0.13} = 82.39 k\Omega
$$

- Choose a standard 1% value below  $R_{RSET, max}$  for  $R_{RSET} = 80.6 \text{ k}\Omega$
- $I_{\text{SET,min}}$  = 2.15 A using [Equation 8](#page-15-1) meets the maximum operating current requirement of 2.1 A without starting the fault timer during maximum steady state operation for  $R_{RSET} = 80.6 \text{ k}\Omega$ , 1%.
- $\bullet$  I<sub>SET.max</sub> = 4.359 A using [Equation 9](#page-15-2) for R<sub>RSET</sub> = 80.6 Ω, 1%.
- 2. Calculate minimum and maximum  $I_{LIM}$ .
	- $\bullet$  I<sub>LIM,min</sub> = 2.792 A and I<sub>LIM,max</sub> = 4.359 A using [Equation 12](#page-15-5) and [Equation 13](#page-15-6) for R<sub>RSET</sub> = 80.6 kΩ, 1%.
- 3. Minimum R<sub>LOAD</sub> at startup using [Equation 6](#page-13-2) is 12 Ω. Because R<sub>LOAD</sub> = 15 Ω is present during circuit startup, use t<sub>ON</sub> = 15 ms from [Table 2](#page-12-5) for C<sub>LOAD</sub> = 220  $\mu$ F and R<sub>LOAD</sub> = 15  $\Omega$ .
	- Calculate C<sub>CT</sub> = 0.48 µF including C<sub>LOAD</sub> and C<sub>CT</sub> tolerances (C<sub>LOAD</sub> <sub>TOL</sub> = 20% and C<sub>CT</sub> <sub>TOL</sub> = 10%) using [Equation 15.](#page-17-3)

$$
C_{CT} = \frac{(1 + C_{LOAD\_TOL} + C_{T\_TOL}) \times t_{ON}}{40000} = \frac{(1 + 0.2 + 0.1) \times 0.012}{40000} = 0.48 \ \mu F
$$
\n(15)

#### <span id="page-17-3"></span>*9.2.2.1 Transient Protection*

The need for transient protection in conjunction with hot-swap controllers must always be considered. When the TPS2421 device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. Such transients can easily exceed twice the supply voltage if steps are not taken to address the issue. Typical methods for addressing transients include;

- Minimizing lead length/inductance into and out of the device
- Voltage Suppressors (TVS) on the input to absorb inductive spikes
- Schottky diode across the output to absorb negative spikes
- A combination of ceramic and electrolytic capacitors on the input and output to absorb energy
- Use PCB GND planes

<span id="page-17-4"></span>[Equation 16](#page-17-4) estimates the magnitude of these voltage spikes:

$$
V_{SPIKE \text{(absolute)}} = V_{NOM} + I_{LOAD} \times \sqrt{\frac{1}{C}}
$$

where

- $V<sub>NOM</sub>$  is the nominal supply voltage
- $\cdot$  I<sub>LOAD</sub> is the load current
- C is the capacitance present at the input or output of the TPS2421 device
- L equals the effective inductance seen looking into the source or the load (16)

<span id="page-17-1"></span><span id="page-17-0"></span>Calculating the inductance due to a straight length of wire is shown in [Equation 17](#page-17-0).

$$
L_{\text{straightwire}} \approx 0.2 \times L \times V_{\text{VIN}} \left( \frac{4 \times L}{D} - 0.75 \right) \text{ (nH)}
$$

where

- L is the length of the wire
- D is diameter of the wire (17)



#### **Typical Application (continued)**

Some applications may require the addition of a TVS to prevent transients from exceeding the absolute ratings if sufficient capacitance cannot be included.

#### **9.2.3 Application Curves**

<span id="page-18-0"></span>

#### **[TPS2421-1,](http://www.ti.com/product/tps2421-1?qgpn=tps2421-1) [TPS2421-2](http://www.ti.com/product/tps2421-2?qgpn=tps2421-2)**

SLUS907K –JANUARY 2009–REVISED JUNE 2019 **[www.ti.com](http://www.ti.com)**



#### **Typical Application (continued)**



### <span id="page-19-0"></span>**10 Power Supply Recommendations**

#### <span id="page-19-1"></span>**10.1 PowerPad™**

When properly mounted the PowerPad package provides significantly greater cooling ability than an ordinary package. To operate at rated power the PowerPAD must be soldered directly to the PC board GND plane directly under the device. The PowerPAD is at GND potential and can be connected using multiple vias to inner layer GND. Other planes, such a the bottom side of the circuit board can be used to increase heat sinking in higher current applications. Refer to Technical Briefs: *PowerPad™ Thermally Enhanced Package* ([SLMA002\)](http://www.ti.com/lit/pdf/SLMA002) and *PowerPad™ Made Easy* ([SLMA004\)](http://www.ti.com/lit/pdf/SLMA004) or more information on using this PowerPad™ package. These documents are available at [www.ti.com](http://www.ti.com) (Search by Keyword).



### <span id="page-20-0"></span>**11 Layout**

#### <span id="page-20-1"></span>**11.1 Layout Guidelines**

- Locate all TPS2421 support components,  $R_{RSET}$ ,  $C_{CT}$ , or any input or output voltage clamps, close to their connection pin.
- Connect the other end of the component to the inner layer GND without trace length.
- The trace routing the R<sub>RSET</sub> resistor to the TPS2421 device must be as short as possible to reduce parasitic effects on fault and current-limit accuracy.

#### <span id="page-20-2"></span>**11.2 Layout Example**







<span id="page-20-3"></span>(1) Optional: Needed only to suppress the transients caused by inductive load switching.



EXAS **NSTRUMENTS** 

### <span id="page-21-1"></span>**12 Device and Documentation Support**

#### <span id="page-21-2"></span>**12.1 Documentation Support**

#### **12.1.1 Related Documentation**

For related documentation see the following:

*[Using the TPS2420, TPS2421-1, TPS2421-2](http://www.ti.com/lit/pdf/SLUU343)*

#### <span id="page-21-0"></span>**12.2 Related Links**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.



#### **Table 3. Related Links**

#### <span id="page-21-3"></span>**12.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on [ti.com](http://www.ti.com/). In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### <span id="page-21-4"></span>**12.4 Community Resource**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-21-5"></span>**12.5 Trademarks**

PowerPad, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### <span id="page-21-6"></span>**12.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### <span id="page-21-7"></span>**12.7 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

#### <span id="page-21-8"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

www.ti.com 5-Jan-2022

### **TAPE AND REEL INFORMATION**





### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 5-Jan-2022

## **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal



## **GENERIC PACKAGE VIEW**

## **DDA 8 PowerPAD TM SOIC - 1.7 mm max height**

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **PACKAGE OUTLINE**



## **DDA0008J** PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012, variation BA.



## **EXAMPLE BOARD LAYOUT**

## **DDA0008J** PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



## **EXAMPLE STENCIL DESIGN**

## **DDA0008J** PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated