

ISD ChipCorder® ISD2360 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of Audio Product Line based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation. <u>www.nuvoton.com</u>



TABLE OF CONTENTS

1	GENERAL DESCRIPTION	4
2	FEATURES	4
3	BLOCK DIAGRAM	£
4	PINOUT CONFIGURATION	7
5	PIN DESCRIPTION – QFN32	
6	DEVICE OPERATION	
	6.1 Audio Storage	
	6.2 DEVICE CONFIGURATION	
	6.3 GPIO Configuration	
	6.4 OSCILLATOR AND SAMPLE RATES	
7	MEMORY FORMAT	12
	7.1.1 Voice Prompts	13
	7.1.2 Voice Macros	
	7.1.3 User Data	15
	7.2 Memory Contents Protection	15
8	SPI INTERFACE	15
9	SIGNAL PATH	17
10	GPIO VOICE MACRO TRIGGERS	18
	10.1 ASSIGN PLAYBACK CHANNEL FOR THE GPIO TRIGGER	15
	10.2 VOICE MACRO EXAMPLES	
	10.2.1 POI/PU/WAKEUP Voice Macros	
	10.2.2 Example: Cycle through a sequence of messages	
	10.2.3 Example: Looping short sounds. Interrupt to stop playback	
	10.2.4 Example: Uninterruptable Trigger, smooth audio	21
	10.2.5 Example: Continuous Play until re-trigger	22
	10.2.6 Example: Level Hold Trigger	22
11	CHANNEL SELECTION AND EXECUTION CONTROL	23
	11.1 SELECT CHANNEL FOR THE PLYABCK AND MIXING	23
	11.2 EXECUTION CONTROL	
	11.2.1 Conditional Branch and Unconditional Jump	
	11.2.2 Execution Delay / Pause	24
12	ELECTRICAL CHARACTERISTICS	25
	12.1 ABSOLUTE MAXIMUM RATINGS	25
	12.2 OPERATING CONDITIONS	
	12.3 AC PARAMETERS	
	12.3.1 Internal Oscillator	
	12.3.2 Speaker Outputs	
	12.4 DC PARAMETERS	26



12	5	SPI TIMING	. 28
13	API	PLICATION DIAGRAM	. 29
13.	1	SPI MODE APPLICATION	.29
13.	2	STANDALONE APPLICATION	.30
14	PAG	CKAGE SPECIFICATION	.31
ORDE	ERIN	G INFORMATION	.33
15	RE\	VISION HISTORY	.34
		ANT NOTICE	35



1 GENERAL DESCRIPTION

The ISD2360 is a 3-channel digital ChipCorder® providing single-chip storage and playback of high quality audio. The device features digital de-compression, comprehensive memory management, flash storage, integrated audio signal path with up to 3 channel concurrent playback and Class D speaker driver capable of delivering power of 0.95W. This family utilizes flash memory to provide non-volatile audio playback with duration up to 64 seconds (based on 8kHz/4bit ADPCM compression) for a single-chip audio playback solution.

The ISD2360 can be controlled and programmed through an SPI serial interface or operated stand-alone by triggers applied to the device's six GPIO pins.

The ISD2360 requires no external clock sources or components except a speaker to deliver quality audio prompts or sound effects to enhance user interfaces.

In addition, the part can provide non-volatile flash storage in 1Kbyte sectors eliminating the need for additional serial EEPROM/Flash devices.

ISD2360 provides wide range of sampling frequencies, high SNR performance, low power consumption, fast programming time and integrated program verification.

2 FEATURES

- Duration
 - o ISD2360 64 seconds based on 8kHz/4bit ADPCM in 2Mbit of flash storage (256KB)
- Audio Management
 - Store pre-recorded audio (Voice Prompts) using high quality digital compression
 - Use simple index based command for playback no address needed.
 - Execute pre-programmed macro scripts (Voice Macros) designed to control the configuration of the device and playback Voice Prompts sequences.
- Path and playback Control
 - o Up to 3 channel audio streaming can be mixed and played back concurrently
 - Each channel has independent counter which enables user micro-management on VM execution
 - Mask Jump allows branch execution depending on internal register or external GPIO pin status

Control

- o Serial SPI interface for microprocessor control and programming.
- Stand-alone control where customized Voice Macro scripts are assigned to GPIO trigger pins.

• Sample Rate

- o 7 sampling frequencies 4, 5.3, 6.4, 8, 12.8, 16 and 32 kHz are available.
- Each Voice Prompt can have optimal sample rate.
- Compression Algorithms
 - o μ-Law: 6, 7 or 8 bits per sample
 - Differential μ-Law: 6, 7 or 8 bits per sample
 - o PCM: 8, 10 or 12 bits per sample
 - Enhanced ADPCM: 2, 3, 4 or 5 bits per sample
 - Variable-bit-rate optimized compression. This allows best possible compression given a metric of SNR and background noise levels.



- Oscillator
 - Internal oscillator with internal reference: factory trimmed to ±1% deviation at room temperature.
- Output
 - \circ PWM: Class D speaker driver to direct drive an 8Ω speaker or buzzer.
 - Delivers:
 - 4Ω load: 400mW @3.3V; 1.1W @5V; 1.3W @5.5V.
 - 8Ω load: 330mW @3.3V; 850mW @5V; 1W @5.5V.
- I/Os
 - o SPI interface: MISO, MOSI, SCLK, SSB for commands and digital audio data
 - o 6 general purpose I/O pins multiplexed with SPI interface.
- Flash Storage
 - o 2Mbit of storage for combined audio/data.
 - Fast programming time (20μs/byte)
 - o Erase sector size 1Kbyte, sector erase time 2ms.
 - o Integrated memory checksum calculation for fast verification.
 - o Endurance >100K cycles. Retention > 10 years
- Operating Voltage: 2.4-5.5V
- Package:
 - o Green, QFN32
- Temperature Options:
 - o Industrial: -40°C to 85°C



3 BLOCK DIAGRAM





Figure 3-1 ISD2360 Block Diagram



4 PINOUT CONFIGURATION



QFN- 325x5

Figure 4-1 ISD2360 32-Lead QFN Pin Configuration.




Figure 4-2 ISD2360 16-Lead SOP Pin Configuration.



5 PIN DESCRIPTION – QFN32

Pin #	Pin Name	1/0	Function
1	NC		This pin should be left unconnected.
2	NC		This pin should be left unconnected.
3	MOSI / GPIO0	I	Master-Out-Slave-In. Serial input to the ISD2360 from the host.
			Can be configured as a general purpose I/O pin.
4	VSSD		Digital Ground.
5	NC		This pin should be left unconnected.
6	NC		This pin should be left unconnected.
7	NC		This pin should be left unconnected.
8	NC		This pin should be left unconnected.
9	NC		This pin should be left unconnected.
10	V _{CCD} _PWM	I	Digital Power for the PWM Driver. It can be from a separate power supply other than V_{CCD} .
11	SPK+	0	PWM driver positive output. This SPK+ output, together with SPK- pin, provide a differential output to drive 8Ω speaker or buzzer. During power down this pin is in tri-state.
12	V _{SSD} _PWM	I	Digital Ground for the PWM Driver.
13	V _{SSD} _PWM	I	Digital Ground for the PWM Driver.
14	SPK-	0	PWM driver negative output. This SPK- output, together with SPK+ pin, provides a differential output to drive 8Ω speaker or buzzer. During power down this pin is tri-state.
15	V _{CCD} _PWM	I	Digital Power for the PWM Driver. It can be from a separate power supply other than V _{CCD} .
16	NC		This pin should be left unconnected.
17	NC		This pin should be left unconnected.
18	NC		This pin should be left unconnected.
19	NC		This pin should be left unconnected.
20	NC		This pin should be left unconnected.
21	INTB / GPIO3	0	Active low interrupt request pin. This pin is an open-drain output. Can be configured as a general purpose I/O pin.
22	RDY/BSYB / GPIO4	0	An output pin to report the status of data transfer on the SPI interface. "High" indicates that ISD2360 is ready to accept new SPI commands or data. Can be configured as a general purpose I/O pin.
23	NC		This pin should be left unconnected.
24	NC		This pin should be left unconnected.
25	NC		This pin should be left unconnected.
26	V _{CCD}	I	Digital Power. It can be from a separate power supply other than V_{CCD} PWM.



Pin #	Pin Name	I/O	Function
27	GPIO5	I/O	General purpose I/O pin
28	NC		This pin should be left unconnected.
29	MISO / GPIO2	0	Master-In-Slave-Out. Serial output from the ISD2360 to the host. This pin is in tristate when SSB=1. Can be configured as a general purpose I/O pin.
30	SCLK / GPI1	I	Serial Clock input to the ISD2360 from the host. Can be configured as a general purpose input pin.
31	SSB	I	Slave Select input to the ISD2360 from the host. When SSB is low device is selected and responds to commands on the SPI interface. When asserted, GPIO0/1/2 automatically configure to MOSI/SCLK and MISO respectively. SSB has an internal pull-up to Vccd.
32	NC		This pin should be left unconnected.



6 DEVICE OPERATION

Playback of audio stored on the ISD2360 can be accomplished by either sending SPI commands via the serial interface or triggered by signal edges applied to GPIO pins. The device is programmed via the SPI interface either in-system or utilizing commercially available gang programmers.

6.1 AUDIO STORAGE

The audio compression and customization of the ISD2360 is rapidly achieved with the supplied ISD2360VPE or Voice Prompt Editor. This software tool allows the developer to take audio clips in standard wave file format and re-sample and compress them for download to the ISD2360.

Audio is stored in the ISD2360 as series of **Voice Prompts**: these units of audio can be of any length – the compression and sample rate of each Voice Prompt can be individually selected. A powerful feature of the ISD2360 is presence of a scripting ability **Voice Macros**. A Voice Macro can contain commands to play individual Voice Prompts and configure the ISD2360. A Voice Macro can be associated with a GPIO pin such that it is triggered by a transition on that pin. In this way stand-alone systems can be developed without the need for micro-controller interaction. Voice Macros can also be executed via the SPI command interface. Both Voice Prompts and Voice Macros are addressed via a simple sequential index address, no absolute memory address is required, thus audio source material or voice macro function can be updated (or changed for multi-language implementation) without the need to update microcontroller code.

6.2 DEVICE CONFIGURATION

The ISD2360 is configured by writing to a set of configuration registers. This can be accomplished either by sending configuration via the serial SPI interface or executing Voice Macros containing configuration commands. Most configuration registers are reset to their default values when the device is powered down to ensure lowest possible standby current. Exceptions to this are registers that control the configuration of GPIO pins and Jump registers that contain the Voice Macro index to execute for GPIO triggers. Configuration registers may be initialized automatically in customizable Voice Macros that are executed on a power-on reset or power-up condition.



6.3 GPIO CONFIGURATION

The six GPIO pins of the ISD2360 can be configured for a variety of purposes. Each pin can be configured to trigger a Voice Macro function. Each pin also has an alternate function allowing the pins to be configured as SPI, interrupt or oscillator reference pins.




Figure 6-1 GPIO Structure

The structure of the GPIO pads is shown in Figure 6-1. Configuration registers allow the user to control pull-up and pull down resistors, enable the pin as an output or set the output value. See ISD2360 Design Guide for details on the configuration options.

6.4 OSCILLATOR AND SAMPLE RATES

The ISD2360 has an internal oscillator trimmed at manufacturing that requires no external components to operate. This oscillator provides an internal clock source that operates the ISD2360 at a maximum audio sample rate F_{Smax} of 32kHz. The sample rates available for audio storage at this maximum sample rate are shown in Table 6-1. The sample rate is selected during compression using the ISD2360 Voice Prompt Editor software.

SR[2:0]	Ratio to F_{Smax}	Sample Rate F_S (kHz)
0	8	4
1	6	5.44
2	5	6.4
3	4	8
4	2.5	12.8
5	2	16
6	1	32

Table 6-1 Available Sample Rates.



7 MEMORY FORMAT

The memory of the ISD2360 consists of byte addressable flash memory that is erasable in 1Kbyte sectors. Erased memory has a value of 0xFF. Writing to the memory allows host to change bits from erased '1' state to programmed '0' state.

The memory of the ISD2360 is organized into four distinct regions as shown in Figure 7-1. The four regions are:

- Configuration and Index Table: The first region of memory contains configuration data for the device and the index table that points to the Voice Prompt and Voice Macro data. The ISD2360VPE creates this section for download to the device.
- 2. **Voice Macros**: This section contains the script code of all the projects Voice Macros.
- 3. Voice Prompts: This section contains the compressed audio data for all Voice Prompts.
- 4. **User Data**: An optional section containing memory sectors allocated by the developer for generic use by the host controller.




Figure 7-1 ISD2360 Memory Organization



7.1.1 Voice Prompts

Voice prompts are pre-recorded audio of any length, from short words, phrases or sound effects to long passages of music. These Voice Prompts can be played back in any order as determined by the application. A Voice Prompt consists of two components:

- 1. An index entry in the Index Table pointing to the pre-recorded audio.
- 2. Compressed pre-recorded audio data.

A Voice Prompt is addressed using its index number to locate and play the prerecorded audio. This address free approach allows users to easily manage the prerecorded audio without the need to update the code on the host controller. In addition, the users can store a multitude of pre-recorded audio without the overhead of maintaining a complicated lookup table. To assist customers in creating the Voice Prompts, ISD2360 Voice Prompt Editor and writer are available for development purposes.

7.1.2 Voice Macros

Voice Macros are a script that allows users to customize their own play patterns such as play Voice Prompts, insert silence, power-down the device and configure the signal path, including volume control. Voice Macros are executed using a single SPI command and are accessed using the same index structure as Voice Prompts. This means that a Voice Macro (or Voice Prompt) can be updated on the ISD2360 without the need to update code on the host micro-controller since absolute addresses are not needed.

The following locations have been reserved for special Voice Macros:

Index 0: Power-On Initialization (POI)

Index 1: Power-Up (PU)

Index 2: GPIO-Wakeup (WAKEUP)

These Voice Macros allow the users to customize the ISD2360 power-on, power-up and GPIO wake-up procedures and are executed automatically when utilized. If these Voice Macros are not used device will perform default operations on these events.



An example to illustrate the usage of the PU Voice Macro is:

WR_CFG(VOLC, 0x0C) ; Set VOLC to 0x0C
 WR_CFG(REG2, 0x44) ; Set REG2 to 0x44

WR_CFG (REG_GPIO_AF1,0xFF); Set REG_GPIO_AF1 to 0xFF

WR_CFG (REG_GPIO_AF0,0x10) ; Set REG_GPIO_AF0 to 0x10

• FINISH ; Exit Voice Macro

The above PU Voice Macro will perform the following:

- Choose Volume Control for -3dB level.
- Configure and power up the signal path to decode compressed audio to speaker driver.
- Set up all GPIOs except GPIO4 for Falling edge trigger and set GPIO4 for both falling and rising edge trigger.

The following is the complete list of the command available for use in Voice Macros:

- WR CFG REG(reg n) Set configuration register reg to value n.
- PWR DN Power down the ISD2360.
- PLAY VP(i) Play Voice Prompt index i.
- PLAY VP@(Rn) Indirect Play Voice Prompt of index in register Rn
- PLAY_VP_LP(i,cnt) Loop Play Voice Prompt index i, cnt times.
- PLAY VP LP@(Rn,cnt) Indirect Loop Play Voice Prompt index in Rn, cnt times.
- EXE VM(i) Execute Voice Macro index i.
- EXE VM@(Rn) Indirect Execute Voice Macro index in register Rn
- PLAY_SIL(n) Play silence for n units. A unit is 32ms at master sampling rate of 32 kHz.
- WAIT_INT Wait until current play command finishes before executing next macro instruction.
- FINISH Finish the voice macro and exit.

These commands are equivalent to the commands available via the SPI interface



7.1.3 User Data

User Data consists of 1KByte multiples of erasable sectors allocated by the user. This can be used as generic non-volatile storage by the host application. The developer has the freedom not to allocate or reserve any memory sectors. A software tool, the ISD2360 Voice Prompt Editor is available to assist customers in allocating such memory.

7.2 MEMORY CONTENTS PROTECTION

Under certain circumstances, it is desirable to protect portions of the internal memory from write/erase or interrogation (read). The ISD2360 provides a method to achieve this by setting a protection memory pointer (PMP) that allows the users to protect memory for an address range from the beginning of memory to this sector containing the PMP pointer. The type of protection is set by three bits in the memory header byte.

Memory protection is activated on power-up of the chip. Therefore, each time the user changes the setting of memory protection, the new setting will not be effective until the chip is reset.

8 SPI INTERFACE

This is a standard four-wire serial interface used for communication between ISD2360 and the host. It consists of an active low slave-select (SSB), a serial clock (SCLK), a data input (Master Out Slave In - MOSI), and a data output (Master In Slave Out - MISO). In addition, for some transactions requiring data flow control, a RDY/BSYB signal (pin) is available.

The ISD2360 supports **SPI mode 3:** (1) SCLK must be high when SPI bus is inactive, and (2) data is sampled at SCLK rising edge. A SPI transaction begins on the falling edge of SSB and its waveform is illustrated below:




Figure 8-1 SPI Data Transaction.



A transaction begins with sending a command byte (C7-C0) with the most significant bit (MSB - C7) sent in first. During the byte transmission, the status (S7-S0) of the device is sent out via the MISO pin. After the byte transmission, depending upon the command sent, one or more bytes of data will be sent via the MISO pin.

RDY/BSYB pin is used to handshake data into or out of the device. Upon completion of a byte transmission, RDY/BSYB pin could change its state after the rising edge of the SCLK if the built-in 32-byte data buffer is either full or empty. At this point, SCLK must remain high until RDY/BSYB pin returns to high, indicating that the ISD2360 is ready for the next data transmission. See below for timing diagram.




Figure 8-2 RDY/BSYB Timing for SPI Writing Transactions.

If the SCLK does not remain high, RDY bit of the status register will be set to zero and be reported via the MISO pin so the host can take the necessary actions (i.e., terminate SPI transmission and re-transmit the data when the RDY/BSYB pin returns to high).

For commands (i.e., DIG_READ, SPI_PCM_READ) that read data from the ISD2360 device, MISO is used to read the data; therefore, the host must monitor the status via the RDY/BSYB pin and take the necessary actions. The INT pin will go low to indicate (1) data overrun/overflow when sending data to the ISD2360; or (2) invalid data from ISD2360. See Figure 8-3 for the timing diagram.

To avoid RDY/BSYB polling for digital operations the following conditions must be met:

- Ensure device is idle (CMD BSY=0 in status) before operation.
- Digital Write: Send 32 bytes of data or less in a digital write transaction **or** ensure that there is a 24μs period between each byte sent where SCLK is held high.
- Digital Read: Ensure a 2µs period between last address byte of digital read command and first data byte where SCLK is held high.






Figure 8-3 SPI Transaction Ignoring RDY/BSYB

9 SIGNAL PATH

The signal path performs filtering, sample rate conversion, volume control and decompression. A block diagram of the signal path is shown in Figure 9-1. The PWM driver output pins SPK- and SPK+ provide a differential output to drive an 8Ω speaker or buzzer. During power down these pins are in tri-state.

Pre-compressed audio transfers from memory or SPI interface through the de-compressor block to PWM driver or SPI out. The audio level is adjustable via VOLC before going out on to the PWM driver path. The possible path combinations are:

 $MEMORY \rightarrow DECOMPRESS \rightarrow SPKR$ (Playback to speaker)

MEMORY → DECOMPRESS → SPI OUT (SPI playback)

SPI IN \rightarrow DECOMPRESS \rightarrow SPKR (SPI decode to speaker)

For example, to playback audio to speaker, enable decompression and PWM (write 0x44 to register 0x02) then send a PLAY_VP command to play audio.




Figure 9-1 ISD2360 Signal Path



10 GPIO VOICE MACRO TRIGGERS

The ISD2360 Voice Macro capability and GPIO flexibility allows the user to configure the device to operate independently of the SPI interface or host micro-controller.

GPIO triggering utilizes the Jump registers R0 through R6. When a GPIO trigger event occurs the ISD2360 executes the Voice Macro whose index is stored in the corresponding Jump register: that is GPIO0 will execute the VM whose index is stored in R0, GPIO1 in R1 etc. The initial values of the R0-R6 registers can be set up in the POI Voice macro which is executed when a power-on reset condition is detected. When the ISD2360 responds to a trigger event, if a Voice Macro is currently being executed, that Voice Macro is first stopped before execution of new Voice Macro.

10.1 Assign Playback Channel For The GPIO Trigger

For each GPIO pins, Register 0x14 and 0x15 can assign the playback channel for that GPIO. So once triggered, the playback audio streaming will be routed to that channel.

10.2 VOICE MACRO EXAMPLES

Below are some useful examples demonstrating the features Voice trigger macros. The example project can be found in the ISD2360VPE distribution as the ISD2360example project.

10.2.1 POI/PU/WAKEUP Voice Macros

j.

These special purpose Voice Macros allow the user to configure the ISD2360 for subsequent trigger events. The POI macro is executed when the chip receives an internal power-on reset condition or the SPI SW_RESET command is sent.

The POI Voice macro is used to configure the ISD2360 for subsequent trigger events, for example:

```
a.
     CFG(REG2, 0x44)
                                ; Configure signal path to playback
b.
     CFG(VOLC, 0x00)
                                ; Set Volume to 0dB
c.
     CFG(R5, 0x03)
                                ; Set Jump register R5 to 0x03, GPIO5 to trigger VM#3
d.
     CFG(R4, 0x07)
                                ; Set Jump register R4 to 0x07, GPIO4 to trigger VM#7
     CFG(R3, 0x09)
                                ; Set Jump register R3 to 0x09, GPIO3 to trigger VM#9
e.
                                ; Set Jump register R2 to 0x0a, GPIO2 to trigger VM#A
f.
     CFG(R2, 0x0a)
     CFG(R1, 0x0c)
                                ; Set Jump register R1 to 0x0c, GPIO1 to trigger VM#C
g.
h.
     CFG(R0, 0x0e)
                                ; Set Jump register R0 to 0x0e, GPIO0 to trigger VM#E
     PLAY VP(FastBeep)
i.
                                ; Play Voice Prompt FastBeep
```

CFG(REG GPIO AF1, 0xff); Set up GPIOs to trigger off falling edges



- k. CFG(REG GPIO AF0, 0x00)
- I. PD ; Power Down

This POI macro will initialize the GPIO configuration such that all GPIO triggers are enabled for falling edges and performs initialization of the jump registers to point to appropriate Voice Macros. It also configures the play path and plays a beep. At the end of the macro the chip powers down.

The GPIO WAKEUP is executed whenever the device is triggered from a power down state.

```
a. CFG(REG2, 0x44) ; Configure signal path to playback
```

b. CFG(VOLC, 0x00) ; Set Volume to 0dB

c. CFG(R4, 0x07) ; Set Jump register R4 to 0x07, GPIO4 to trigger VM#7 d. CFG(R2, 0x0a) ; Set Jump register R2 to 0x0a, GPIO2 to trigger VM#A

e. Finish ; Exit Voice Macro, stay powered up.

This GPIO_WAKEUP macro sets up the play path as settings in these registers are reset during power down. It also resets jump registers R4 and R2 to default conditions.

10.2.2 Example: Cycle through a sequence of messages.

In this example a high-to-low transition on GPIO5 will initially trigger VM#3 as defined in the POI initialization macro. In VM#3 the Voice Prompt "One" is played and jump register R5 set to VM#4. Thus the next high-to-low transition on GPIO5 will trigger VM#4 and play Voice Prompt "Two". Similarly next trigger will play "Three" then "Four" and back to "One". Notice the difference in VM#4 where a WAIT_INTERRUPT command has been inserted before the setting of the jump register. If the GPIO5/SW6 button is pushed rapidly, so that play is interrupted, "Two" will continue to be repeated. Other Voice Macros, because the jump register is changed first, will always progress to the next step in sequence.

VM#3: R5_Count_One (GPIO5)

```
a. CFG(R5, 0x04); Configure GPIO5 to play VM#4 on next trigger
```

b. Play(One) ; Play voice prompt "One"

c. PD ; Power Down

VM#4:Two

a. Play(Two) ; Play voice prompt "Two"b. Wait Interrupt ; Wait until Play finishes

c. CFG(R5, 0x05); Configure GPIO5 to play VM#5 on next trigger

d. PD ; Power Down

• VM#5: Three

a. CFG(R5, 0x06) ; Configure GPIO5 to play VM#6 on next trigger

b. Play(Three) ; Play voice prompt "Three"

c. PD ; Power Down

• VM#6: Four



a. CFG(R5, 0x03); Configure GPIO5 to play VM# 3 on next trigger

b. Play(Four) ; Play voice prompt "Four "

c. PD ; Power Down

10.2.3 Example: Looping short sounds. Interrupt to stop playback.

This example demonstrates how to loop short sound samples and use a trigger interrupt to stop playback. A trigger on GPIO4 will play a series of Voice Prompts until it is interrupted by another trigger to stop playback. VM#7 was associated with the GPIO4 trigger in the POI routine. The first action of this VM is to change the trigger VM to VM#8, thus if GPIO4 is retriggered while the Voice Macro is running it will execute the power down voice macro rather than start the play sequence again.

The next command sets the LRMP bit of REG1, under normal operation the compressor ramps signal level to zero after a sound sample is played to prevent a DC voltage appearing on the output. The LRMP bit prevents this from happening while a sample is looping allowing continuous audio. To loop a sound sample, the audio should be edited such that the last sample loops smoothly to the first. To do this, create the sample in a sound editor at the sample rate desired for storage then find the first sample that returns to the initial condition and cut back audio to one before this sample. Note that tones require different lengths to fulfill these conditions at a given sample rate and thus loop numbers vary to produce the same length of output audio.

At the end of the VM REG1 is reset and the trigger is re-enabled back to VM#7 before powering down.

VM#7: R4_PlayLoop (GPIO4)

```
a. CFG(R4, 0x08); Configure GPIO4 to execute VM# 8 on next trigger.
```

- b. CFG(REG1, 0x20); Configure LRMP bit in REG1
- c. LOOP VP(Do,20); LOOP "Do" 20 times.
- d. LOOP VP(Re,250); LOOP "Re" 250 times.
- e. LOOP VP(Mi,5) ; LOOP "Mi" 5 times.
- f. LOOP VP(Fa,33); LOOP "Fa" 33 times.
- g. LOOP_VP(So,10) ; LOOP "So" 10 times
- h. LOOP VP(La,10) ; LOOP "La" 10 times
- i. LOOP_VP(Si,7) ; LOOP "Si" 7 times.
- j. Silence (128 ms); Insert 128ms of silence
- k. CFG(REG1, 0x00); Reset REG1
- I. CFG(R4, 0x07); Configure GPIO4 to execute VM#7 on next trigger.
- m. PD ; Power Down



VM#8: PD_R4

a. CFG(REG1, 0x00) ; Configure Register one to its default value 00b. CFG(R4, 0x07) ; Configure GPIO4 to execute VM#7 on next trigger.

c. PD ; Power Down

10.2.4 Example: Uninterruptable Trigger, smooth audio.

In this example a single trigger on GPIO3 will sequence through several messages until all messages are played the playback cannot be interrupted by any other trigger. The example also demonstrates how to use begin and end segments to create smooth playback. Each "note" consists of concatenating three voice prompts, for instance "So_begin" "So" and "So_end". The begin and end prompts ramp the audio smoothly to avoid sudden transients in sound level. The middle, full amplitude, section is created by looping a short sample.

At the beginning of the Voice Macro, all triggers are disabled so that Voice Macro cannot be interrupted from any source. The NRMP bit of REG1 is set so that concatenation of audio occurs without any ramp down between prompts. At the end of the macro, interrupts are reenabled and device is powered down.

• VM#9: R3 Non-Int Smooth (GPIO3)

```
a. CFG(REG GPIO AF1, 0x00); Disable all triggers.
```

b. CFG(REG1, 0x04) ; Set NRMP bit

c. PLAY VP(So begin) ; Play "So begin"

d. LOOP_VP(So,10) ; Loop "So" 10 times.

e. PLAY_VP(So_end) ; Play "So_end"

f. PLAY VP(Fa begin)

g. LOOP_VP(Fa,33)

h. PLAY_VP(Fa_end)

i. PLAY VP(Mi begin)

i. LOOP VP(Mi,5)

k. PLAY VP(Mi end)

I. PLAY VP(Re begin)

m. LOOP VP(Re,250)

n. PLAY VP(Re end)

o. PLAY VP(Do begin)

p. LOOP_VP(Do,20)

q. PLAY_VP(Do_end)

r. Wait Interrupt ; Wait for audio to finish

s. CFG(REG1, 0x00) ; Reset NRMP bit

t. CFG(REG GPIO AF1, 0x3f) ; Re-enable interrupts

u. PD ; Power down device.



10.2.5 Example: Continuous Play until re-trigger.

In this example a single trigger on GPIO2 will sequence through several messages with pause in between each message. Messages are played in a loop indefinitely until another trigger occurs on GPIO2 to stop playback.

VM0#A: R2_Loop_VM (GPIO2)

```
a. CFG(R2, 0x0b) ; Set Trigger to VM#B (PD_R2)
b. PLAY_VP(One) ; Play "One"
c. Silence (256 ms) ; pause 256ms
d. PLAY VP(two) ; Play "Two"
```

e. Silence (256 ms)

f. PLAY_VP(three)

g. Silence (736 ms)

h. PLAY_VP(four)i. Silence (256 ms)

j. EXE_VM(0xA) ; Execute VM#A (repeat)

k. Finish

VM0#B: PD_R2

a. CFG(R2, 0x0a); Reset Trigger to VM#A

b. PD ; Power Down.

10.2.6 Example: Level Hold Trigger.

In this example holding GPIO1 will play several messages. Releasing GPIO1 will stop the playback. No other triggers will affect operation.

VM#C: R1 Level Hold (GPIO1)

```
a. CFG(REG_GPIO_AF0, 0x02) ; Enable rising edge trigger for GPIO2
b. CFG(REG_GPIO_AF1, 0x02) ; Disable all triggers except GPIO2
c. CFG(R1, 0x0d) ; Set Trigger to VM#D (PD_R1)
```

d. CFG(REG1, 0x20)

e. LOOP_VP(Re,200)

f. Silence (32 ms)

g. LOOP VP(Mi,4)

h. Silence (32 ms)

i. LOOP_VP(Fa,20)

j. Silence (32 ms)

k. CFG(REG1, 0x00)

PLAY_VP(applause)



m. PD

• VM#D: PD_R1

a. CFG(REG_GPIO_AF0, 0x00) ; Disable rising edge trigger
b. CFG(REG_GPIO_AF1, 0x3f) ; Re-enable all triggers.
c. CFG(REG1, 0x00) ; Ensure REG1 reset
d. CFG(R1, 0x0c) ; Set trigger to VM#C
e. PD ; Power Down.

11 CHANNEL SELECTION AND EXECUTION CONTROL

11.1 SELECT CHANNEL FOR THE PLYABCK AND MIXING

For any play command such as PLAY_VM or PLAY_VP, the playback occurs in either one channel or all three channels. In other words, user can either specify one single active channel for next playback operation, or make the next play operation happen in all three channels. Channel selection can be achieved by configuring register 0x0C.

To mix two different sound effects from two channels, e.g. channel #0 and channel #1, user can first configure channel #0 as the active channel by writing <code>Obxxxxxx00</code> into register <code>OxOC</code>, then send a play command to play the first sound effect; then configure channel #1 as the active channel by writing <code>Obxxxxxx01</code> into register <code>OxOC</code>, then send another play command to play the second sound effect. This way sound effect mixing can be achieved.

By Default, play operations will always happen in channel #0.

11.2 EXECUTION CONTROL

The ISD2360 implemented several commands which allow user add fine control in a VM script execution.



11.2.1 Conditional Branch and Unconditional Jump

The ISD2360 can do mask branch which judges device's current pin status and its internal status register value against the value in mask register, to decide if jump to a memory address (and start execution from there) or continue executing the next script command inside the current VM. This gives the possibility of multi-tasking, i.e. let the ISD2360 do something during the play.

The ISD2360 can also do an absolute jump, which jumps to a memory address and start execution from there.

The new start address should be a valid command entry address; otherwise it will cause unknown behavior. The scope for the mask jump and absolute jump is global, i.e. the full range of the flash size.

11.2.2 Execution Delay / Pause

The ISD2360 has time counter for each channel. So it allows customer add delay during a VM execution. This adds the convenience for certain operations such as GPIO driving with time control.



12 ELECTRICAL CHARACTERISTICS

12.1 ABSOLUTE MAXIMUM RATINGS

DESCRIPTION	SYMBOL	CONDITION	MIN	MAX	UNITS
DC Power Supply	V _{CCD}	V _{CCD} – V _{SSD}	-0.3	+6.0	V
	Vccpwm	V _{CCPWM} — V _{SSPWM}	-0.3	+6.0	V
Digital Input Voltage	DV _{IN}	DVIN - VSSD	V _{SSD} – 0.3	V _{CCD} + 0.3	V
Junction Temperature	TJ	-	-40	+125	°C
Storage Temperature	Tst	-	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

12.2 **OPERATING CONDITIONS**

OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS)

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Supply voltage (V _{DD}) ^[1]	+2.4V to +5.5V
Ground voltage (Vss) [2]	ov
Digital input voltage (DV _{IN})	0V to 5.5V
Voltage applied to any pins	(V _{SS} –0.3V) to (V _{DD} +0.3V)

NOTES:
$$[1] V_{DD} = V_{CCD} = V_{CCPWM}$$

$$[2] V_{SS} = V_{SSD} = V_{SSPWM}$$

12.3 AC PARAMETERS

12.3.1 Internal Oscillator

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	CONDITIONS
Sample rate with Internal Oscillator	F_{Smax}	-1%	32kHz	+1%	kHz	Vdd = 3V.
Oscillatoi						At room temperature



12.3.2 Speaker Outputs

PARAMETER	SYMBOL	MIN	TYP ^[1]	MAX	UNITS	CONDITION
				400	mW	@ 3.3V, Load 4Ω ^[1]
				1.1	W	
Output Power	D.			1.3	W	
Output Power	P _{OUT_SPK}			330	mW	@ 3.3V, Load 8Ω ^[1]
				850	mW	@ 5.0V, Load 8Ω ^[1]
				1.0	W	@ 5.5V, Load 8Ω ^[1]
SNR, Memory to SPK+/SPK-	SNR _{MEM_SPK}		60		dB	Load 150 Ω ^{[1][2]}
THD, Memory to SPK+/SPK-	THD %		<1%			Load 8Ω ^[2]
Minimum Load Impedance	R _{L(SPK)}	4	8		Ω	

Notes:

^[2] All measurements are C-message weighted.




Figure 12-1 Speaker output power

12.4 DC PARAMETERS

 $^{^{[1]}}$ Conditions Vcc=3V, TA=25°C, OdB FS, 12-bit PCM, 8K SR unless otherwise stated.



PARAMETER	SYMBOL	MIN	TYP [1]	MAX	UNITS	CONDITIONS
Supply Voltage	V_{DD}	2.4		5.5	V	
Input Low Voltage	VIL	Vss-0.3		0.3xV _{DD}	V	
Input High Voltage	ViH	0.7xV _{DD}		V _{DD}	V	
Output Low Voltage	Vol	Vss-0.3		0.3xV _{DD}	V	I _{OL} = 1mA
Output High Voltage	V _{OH}	0.7xV _{DD}		V _{DD}	V	I _{OH} = -1mA
Pull-up Resistance	R _{PU}		50		kΩ	
Pull-down Resistance	R _{PD}		10		kΩ	
INTB Output Low Voltage	V _{OH1}			0.4	V	
Playback Current	IDD_Playback		3		mA	No Load ^[2]
Standby Current	I _{SB}		<1	10	μΑ	V _{DD} = 3.6V
Input Leakage Current	IIL			±1	μΑ	Force V _{DD}

Notes:

^[1] Conditions V_{DD}=3V, T_A=25°C unless otherwise stated

^[2] To calculate total current, add load dissipation into application specific load.



12.5 SPI TIMING




Figure 12-2 SPI Timing

SYMBOL	DESCRIPTION	MIN	ТҮР	МАХ	UNIT
T _{SCK}	SCLK Cycle Time	60			ns
T _{SCKH}	SCLK High Pulse Width	25			ns
T _{SCKL}	SCLK Low Pulse Width	25			ns
T _{RISE}	Rise Time for All Digital Signals			10	ns
T _{FALL}	Fall Time for All Digital Signals			10	ns
T _{SSBS}	SSB Falling Edge to 1st SCLK Falling Edge Setup Time	30			ns
T _{SSBH}	Last SCLK Rising Edge to SSB Rising Edge Hold Time	30ns		50us	
T _{SSBHI}	SSB High Time between SSB Lows	20			ns
T _{MOS}	MOSI to SCLK Rising Edge Setup Time	15			ns
Тмон	SCLK Rising Edge to MOSI Hold Time	15			ns
T _{ZMID}	Delay Time from SSB Falling Edge to MISO Active			12	ns
T _{MIZD}	Delay Time from SSB Rising Edge to MISO Tri-state			12	ns
T _{MID}	Delay Time from SCLK Falling Edge to MISO			12	ns
T _{CRBD}	Delay Time: SCLK Rising Edge to RDY/BSYB Falling Edge			12	ns
T _{RBCD}	Delay Time: RDY/BSYB Rising Edge to SCLK Falling Edge	0			ns



13 APPLICATION DIAGRAM

13.1 SPI MODE APPLICATION

The following applications example is for reference only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionality etc.




Figure 13-1 ISD2360 Application Diagram Example for programming with a Microcontroller SPI Mode



13.2 STANDALONE APPLICATION

The following applications example is for reference only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionality etc.




Figure 135-13-2 ISD2360 Application Diagram Stand-Alone Mode



14 PACKAGE SPECIFICATION

The ISD2360 is available in a QFN 32-Lead package, as shown in




Figure 14-14-1 QFN 32 - Lead Package

QFN 32L 5X5 mm 2 , Thickness 0.8 mm(Max) , Pitch 0.5 mm (Saw Type) TICP EP SIZE 3.5X3.5 mm 2



Lead 300-MIL SOP





Figure 14-14-2 SOP 16-Lead Package



ORDERING INFORMATION



Part Number	Duration	Package	Temperature	Notes
12360YYI	64s	32L-QFN	-40°C to 85°C	
12360SYI	64s	16L-SOP	-40°C to 85°C	



15 REVISION HISTORY

Version	Date	Description
1.0	Oct 22, 2012	Update package information
1.1	Nov 07, 2012	Update Description and Ordering Information
1.2	July 26, 2016	Add storage temperature
1.3	Aug 1, 2016	Update Absolute Maximum Ratings. Update V _{CCD} , V _{CCD} _PWM description.
1.4	Mar 29, 2020	Update Document Format
1.5	May 20, 2020	Update Description
1.6	May 6, 2021	Update output power data
1.7	Jun 15, 2021	Update Ordering Information



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.