

FDS6692

30V N-Channel PowerTrench® MOSFET

General Description



This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

Applications

- DC/DC converter

Features

- 12 A, 30 V. $R_{DS(ON)} = 12 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$.
 $R_{DS(ON)} = 14.5 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
- High performance trench technology for extremely low $R_{DS(ON)}$
- Low gate charge (18 nC typical)
- High power and current handling capability



Absolute Maximum Ratings

$T_A=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 16	V
I_D	Drain Current – Continuous – Pulsed	12 50	A
	(Note 1a)	(Note 1b)	
P_D	Power Dissipation for Single Operation	2.5	W
	(Note 1a)	1.2	
	(Note 1c)	1.0	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$

Thermal Characteristics




$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1c)	125	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	25	$^\circ\text{C}/\text{W}$

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6692	FDS6692	13"	12mm	2500 units

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units		
Off Characteristics								
BV_{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	30			V		
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C		26		$\text{mV}/^\circ\text{C}$		
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$			1	μA		
I_{GSSF}	Gate–Body Leakage, Forward	$V_{GS} = 16 \text{ V}$, $V_{DS} = 0 \text{ V}$			100	nA		
I_{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = -16 \text{ V}$, $V_{DS} = 0 \text{ V}$			-100	nA		
On Characteristics (Note 2)								
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	1	1.6	3	V		
$\Delta V_{GS(\text{th})}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C		-5		$\text{mV}/^\circ\text{C}$		
$R_{DS(\text{on})}$	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 12 \text{ A}$ $V_{GS} = 4.5 \text{ V}$, $I_D = 11 \text{ A}$ $V_{GS} = 10 \text{ V}$, $I_D = 12 \text{ A}$, $T_J = 125^\circ\text{C}$		9.5 11.5 14	12 14.5	$\text{m}\Omega$		
$I_{D(\text{on})}$	On–State Drain Current	$V_{GS} = 10 \text{ V}$, $V_{DS} = 5 \text{ V}$	50			A		
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}$, $I_D = 12 \text{ A}$		50		S		
Dynamic Characteristics								
C_{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		2164		pF		
C_{oss}	Output Capacitance			357		pF		
C_{rss}	Reverse Transfer Capacitance			138		pF		
Switching Characteristics (Note 2)								
$t_{d(on)}$	Turn–On Delay Time	$V_{DD} = 15 \text{ V}$, $I_D = 1 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$		9	18	ns		
t_r	Turn–On Rise Time			5	10	ns		
$t_{d(off)}$	Turn–Off Delay Time			35	56	ns		
t_f	Turn–Off Fall Time			10	20	ns		
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}$, $I_D = 12 \text{ A}$, $V_{GS} = 5 \text{ V}$		18	25	nC		
Q_{gs}	Gate–Source Charge			5		nC		
Q_{gd}	Gate–Drain Charge			5		nC		
Drain–Source Diode Characteristics and Maximum Ratings								
I_s	Maximum Continuous Drain–Source Diode Forward Current			2.1		A		
V_{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_s = 2.1 \text{ A}$ (Note 2)		0.7	1.2	V		
Notes:								
1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.								
		a) 50°C/W when mounted on a 1in² pad of 2 oz copper			b) 105°C/W when mounted on a .04 in² pad of 2 oz copper			c) 125°C/W when mounted on a minimum pad.
Scale 1 : 1 on letter size paper								
2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%								

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.