

Features


- PLL clock distribution optimized for SSTL_2
- Distributes one differential clock input pair to five differential clock output pairs.
- Inputs (CLK, $\overline{\text{CLK}}$) and (FBIN, $\overline{\text{FBIN}}$): SSTL_2
- Outputs (Y_x , $\overline{\text{Y}}_x$), (FBOUT , $\overline{\text{FBOUT}}$): SSTL_2
- External feedback pins (FBIN, $\overline{\text{FBIN}}$) are used to synchronize the outputs to the input clocks.
- Operates at $\text{AVDD} = 2.5\text{V}$ for core circuit and internal PLL, and $\text{VDDQ} = 2.5\text{V}$ for differential output drivers
- Packaging (Pb-free & Green available):
 - 28-pin TSSOP(L28)

Description

The PI6CV855-02 PLL Clock Buffer is designed for 2.5V_{DDQ} and $2.5\text{V}_{\text{AVDD}}$ operation and differential data input and output levels. The device is a zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to five differential pairs of clock outputs ($\text{Y}[0:4]$, $\overline{\text{Y}}[0:4]$) and one differential pair feedback clock outputs (FBOUT, $\overline{\text{FBOUT}}$). The clock outputs are controlled by the input clocks (CLK, $\overline{\text{CLK}}$), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), and the Analog Power input (AVDD). When the AVDD is strapped low, the PLL is turned off and bypassed for test purposes.

The PI6CV855-02 is able to track Spread Spectrum Clocking to reduce EMI.

Block Diagram



Pin Configuration

28-Pin L	
GND	1
$\overline{\text{Y}}_0$	2
Y_0	3
VDDQ	4
CLK	5
$\overline{\text{CLK}}$	6
AVDD	7
AGND	8
GND	9
$\overline{\text{Y}}_1$	10
Y_1	11
VDDQ	12
Y_2	13
$\overline{\text{Y}}_2$	14
$\overline{\text{Y}}_4$	28
Y_4	27
VDDQ	26
GND	25
FBOUT	24
FBOUT	23
VDDQ	22
FBIN	21
$\overline{\text{FBIN}}$	20
GND	19
VDDQ	18
Y_3	17
$\overline{\text{Y}}_3$	16
GND	15

Pinout Table

Pin Name	Pin No.	I/O Type	Description
<u>CLK</u> <u>CLK</u>	5 6	I	Reference Clock input
Y[0:4]	3,11,13,17,27	O	Clock outputs.
<u>Y[0:4]</u>	2,10,14,16,28		Complement Clock outputs.
<u>FBOUT</u> <u>FBOUT</u>	23 24		Feedback output, and Complement Feedback Output
<u>FBIN</u> <u>FBIN</u>	21 20	I	Feedback input, and Complement Feedback input
V _{DDQ}	4,12,18,22,26	Power	Power Supply for I/O pins.
AV _{DD}	7		Analog/core power supply. AV _{DD} can be used to bypass the PLL for testing purposes. When AV _{DD} is strapped to ground, PLL is bypassed & CLK is buffered directly to the device outputs.
AGND	8	Ground	Analog/core ground. Provides the ground reference for the analog/core circuitry
GND	1,9,15,19,25		Ground for I/O pins.

Function Table

Inputs			Outputs				PLL State
AV _{DD}	CLK	<u>CLK</u>	Y[0:4]	<u>Y[0:4]</u>	FBOUT	<u>FBOUT</u>	
GND	L	H	L	H	L	H	Bypassed/Off
GND	H	L	H	L	H	L	Bypassed/Off
2.5V(nom)	L	H	L	H	L	H	On
2.5V(nom)	H	L	H	L	H	L	On

Absolute Maximum Ratings (Over operating free-air temperature range)

Symbol	Parameter	Min.	Max.	Units
V _{DDQ} , AV _{DD}	I/O supply voltage range and analog/core supply voltage range	- 0.5	3.6	V
V _I	Input voltage range	- 0.5		
V _O	Output voltage range	- 0.5		
T _{stg}	Storage temperature	- 65	150	°C

Note: Stress beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.

Timing Requirements (Over recommended operating free-air temperature)

Symbol	Description	AV _{DD} , V _{DDQ} = 2.5V ±0.2V		Units
		Min.	Max.	
f _{Ck}	Operating clock frequency ^(1,2)	75	200	MHz
	Application clock frequency ⁽³⁾	100	200	
t _{DC}	Input clock duty cycle	40	60	%
t _{STAB}	PLL stabilization time after powerup		100	μs

Notes:

1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.

DC Specifications

Recommended Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Units
AV _{DD}	Analog/core supply voltage	2.3	2.5	2.7	V
V _{DDQ}	Output supply voltage	2.3	2.5	2.7	
V _{OH}	High-level output voltage	1.8		V _{DDQ}	
V _{OL}	Low-level output voltage	0		0.5	
V _{IX}	Input differential-pair crossing voltage	(V _{DDQ} /2) -0.2		(V _{DDQ} /2) +0.2	
V _{OX}	Output differential-pair crossing voltage at the SDRAM clock input	(V _{DDQ} /2) -0.2		(V _{DDQ} /2) +0.2	
V _{IN}	Input voltage level	-0.3		V _{DDQ} +0.3	
V _{ID}	Input differential voltage between CLK and $\overline{\text{CLK}}$	0.36		V _{DDQ} +0.6	
V _{OD}	Output differential voltage between Y[n] and $\overline{\text{Y}}[n]$ and FBOUT and FBOUT	0.7		V _{DDQ} +0.6	
T _A	Operating free air temperature	0		70	°C

Electrical Characteristics

Parameter		Test Conditions	AV _{DD} , V _{DDQ}	Min.	Typ.	Max.	Units
V _{IK}	All inputs	I _I = -18mA	2.3V			-1.2	V
I _I	CLK, FBIN	V _I = V _{DDQ} or GND	2.7V			±10	µA
I _{DDQ}	Dynamic supply current of V _{DDQ}	V _{DD} = 2.7V ⁽¹⁾				300	mA
I _{ADD}	Dynamic supply current of AV _{DD}	V _{DD} = 2.7V ⁽¹⁾				12	mA
C _I	CLK and $\overline{\text{CLK}}$	V _I = V _{DD} or GND	2.5V	2.0		3.0	pF
	FBIN and $\overline{\text{FBIN}}$						

Notes:

- Driving memory chips with 120 Ohm termination resistor for each clock output pair at 134 MHz.

AC Specifications

Switching characteristics over recommended operating free-air temperature range, $f_{CLK} > 100$ MHz (unless otherwise noted).
 (See Figure 1 and 2)

Parameter	Description	Diagram	AV _{CC} , V _{DDQ} = 2.5V ±0.2V			Units
			Min.	Nom.	Max	
t(θ)	Static phase offset ⁽¹⁾	Figure 4	-50	0	50	ps
t _{jit} (cc)	Cycle-to-cycle jitter	Figure 3	-75		75	
t _{jit} (per)	Period jitter	Figure 6	-75		75	
t _{jit} (hper)	Half-period jitter	Figure 7	-100		100	
tsl(i)	Input clock slew rate ⁽²⁾	Figure 8	1.0		2.0	V/ns
tsl(o)	Output clock slew rate ⁽²⁾	Figure 8	1.0		2.0	
tsk(o)	Output clock skew	Figure 5			100	ps

The PLL meets all the above parameters while supporting SSC synthesizers with the following parameters⁽³⁾

	SSC modulation frequency	30.0		50.0	kHz
	SSC clock input frequency deviation	0.00		-0.50	%
	PLL loop bandwidth		2		MHz
	Phase angle			-0.031	degrees

Notes:

1. Static Phase offset does not include jitter.
2. The slew rate is determined from the IBIS model with test load shown in Figure 1.
3. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.




Figure 1. IBIS Model Output Load











Figure 2. Output Load Test Circuit


Figure 3. Cycle-to-Cycle Jitter

Figure 4. Static Phase Offset

Figure 5. Output Skew


Figure 6. Period Jitter

Figure 7. Half-Period Jitter

Figure 8. Input and Output Slew Rates

Packaging Mechanical: 28-Pin TSSOP (L28)
DOCUMENT CONTROL NO.
PD - 1313
REVISION: D
DATE: 03/09/05

Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com
DESCRIPTION: 28-Pin, 173-Mil Wide, TSSOP
PACKAGE CODE: L
Note:

1. Package Outline Exclusive of Mold Flash and Metal Burr
2. Controlling dimensions in millimeters
3. Ref: JEDEC MO-153F/AE

Ordering Information

Ordering Code	Package Code	Package Type
PI6CV855-02LE	L	Pb-free & Green, 28-pin 173-mil wide TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/