

# TPS53119 Wide input voltage, Eco-Mode, synchronous step-down controller

## 1 Features

- Conversion input voltage range: 3 V to 26 V
- VDD input voltage range: 4.5 V to 25 V
- Output voltage range: 0.6 V to 5.5 V
- Built-In 0.6-V ( $\pm 0.8\%$ ) reference
- Built-In LDO linear voltage regulator
- Auto-skip Eco-Mode™ for light-load efficiency
- D-CAP™ mode with 100-ns load-step response
- Adaptive ON-time control architecture with 8 selectable frequency settings
- 4700-ppm/°C  $R_{DS(on)}$  current sensing
- 0.7-ms, 1.4-ms, 2.8-ms and 5.6-ms Selectable internal voltage servo soft start
- Pre-charged start-up capability
- Built-in output discharge
- Open-drain power-good output
- Integrated boost switch
- Built-In OVP/UVP/OCV
- Thermal shutdown (non-latch)
- 3-mm × 3-mm 16-Pin VQFN (RGT) package
- Create a custom design using the TPS53119 with the [WEBENCH® Power Designer](#)

## 2 Applications

- Storage
- Servers
- Multi-function printers
- Embedded computing

## 3 Description


The TPS53119 device is a small-sized single buck controller with adaptive ON-time D-CAP mode control. The device is designed for low output voltage, high current, PC system power rail and similar point-of-load (POL) power supplies in digital consumer products. The small package and minimal pin count save space on the PCB, while the dedicated EN pin and pre-set frequency selections simplify the power supply design. The skip mode at light load conditions, strong gate drivers, and low-side FET  $R_{DS(on)}$  current sensing supports low loss and high efficiency over a broad load range. The conversion input voltage (high-side FET drain voltage) range is between 4.5 V and 25 V, and the output voltage range is between 0.6 V and 5.5 V. The TPS53119 is available in a 16-pin VQFN package specified from  $-20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS53119	VQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



Copyright © 2017, Texas Instruments Incorporated



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>16</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>17</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	<b>17</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Applications .....	<b>17</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>23</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>23</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	10.1 Layout Guidelines .....	<b>23</b>
6.2 ESD Ratings.....	<b>4</b>	10.2 Layout Example .....	<b>24</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	<b>11 Device and Documentation Support</b> .....	<b>28</b>
6.4 Thermal Information .....	<b>5</b>	11.1 Device Support.....	<b>28</b>
6.5 Electrical Characteristics.....	<b>5</b>	11.2 Receiving Notification of Documentation Updates	<b>28</b>
6.6 Typical Characteristics.....	<b>7</b>	11.3 Community Resources.....	<b>28</b>
<b>7 Detailed Description</b> .....	<b>10</b>	11.4 Trademarks .....	<b>28</b>
7.1 Overview .....	<b>10</b>	11.5 Electrostatic Discharge Caution.....	<b>28</b>
7.2 Functional Block Diagram .....	<b>11</b>	11.6 Glossary .....	<b>28</b>
7.3 Feature Description.....	<b>11</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>29</b>


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original (December 2017) to Revision A</b>	<b>Page</b>
• Added links for WEBENCH .....	<b>1</b>
• Added "Repetitive spikes up to 9 V can be tolerated for up to 50 ns." to Note 2 of <i>Absolute Maximum Ratings</i> . .....	<b>4</b>

## 5 Pin Configuration and Functions

**RGT Package**  
**16-Pin VQFN With Exposed Thermal Pad**  
**Top View**



**Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
DRVH	13	O	High-side MOSFET driver output. The SW node referenced floating driver. The gate drive voltage is defined by the voltage across VBST to SW node bootstrap flying capacitor.
DRVL	11	O	Synchronous MOSFET driver output. The PGND referenced driver. The gate drive voltage is defined by VDRV voltage.
EN	2	I	Enable pin. Place a 1-kΩ resistor in series with this pin if the source voltage is higher than 5.5 V.
GND	7	G	Ground pin. This is the ground of internal analog circuitry. Connect to GND plane at single point.
MODE	5	I	Soft-start and skip/CCM selection. Connect a resistor to select soft-start time using <a href="#">Table 1</a> . The soft-start time is detected and stored into internal register during start-up.
NC	15	–	No connection.
PAD	–	–	Thermal pad. Use five vias to connect to GND plane.
PGOOD	16	O	Open-drain power-good flag. Provides 1-ms start-up delay after the VFB pin voltage falls within specified limits. When VFB goes out specified limits PGOOD goes low after a 2-μs delay.
PGND	8	G	Power ground. Connect to GND plane.
RF	4	I	Switching frequency selection. Connect a resistor to GND or VREG to select switching frequency using <a href="#">Table 2</a> . The switching frequency is detected and stored during the start-up.
SW	12	P	Output of converted power. Connect this pin to the output inductor.
TRIP	1	I	OCL detection threshold setting pin —10 μA at room temp, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows: $V_{OCL} = V_{TRIP} / 8$ ( $V_{TRIP} \leq 3$ V, $V_{OCL} \leq 375$ mV)
VBST	14	P	Supply input for high-side FET gate driver (boost terminal). Connect a capacitor from this pin to SW node. Internally connected to VREG through bootstrap MOSFET switch.
VDD	6	P	Controller power supply input. The input range is from 4.5 V to 25 V.
VDRV	10	I	Gate drive supply voltage input. Connect to VREG if using LDO output as gate-drive supply.
VFB	3	I	Output feedback input. Connect this pin to $V_{OUT}$ through a resistor divider.
VREG	9	O	6.2-V LDO output. This is the supply of internal analog circuitry and driver circuitry.

(1) I=Input, O=Output, P=Power, G=Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
Input voltage	VBST	-0.3	35	V	
	VBST <sup>(2)</sup>	-0.3	7		
	VDD	-0.3	26		
	SW	DC	-2		28
		Pulse < 20 ns, E = 5 μJ			-7
VDRV, EN, TRIP, VFB, RF, MODE		-0.3	7		
Output voltage	DRVH	-2	35	V	
	DRVH <sup>(2)</sup>	-0.3	7		
	DRVL, VREG	-0.5	7		
	PGOOD	-0.3	7		
Junction temperature, T <sub>J</sub>			150	°C	
Storage temperature, T <sub>stg</sub>		-55	150	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltage values are with respect to the SW terminal. Repetitive spikes up to 9 V can be tolerated for up to 50 ns.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VBST	-0.1	34.5	V
	VDD	4.5	25	
	SW	-1	28	
	VBST <sup>(1)</sup>	-0.1	6.5	
	EN, TRIP, VFB, RF, VDRV, MODE		-0.1	
Output voltage	DRVH	-1	34.5	V
	DRVH <sup>(1)</sup>	-0.1	6.5	
	DRVL, VREG	-0.3	6.5	
	PGOOD	-0.1	6.5	
Operating free-air temperature, T <sub>A</sub>		-20	85	°C

- (1) Voltage values are with respect to the SW terminal.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS53119	UNIT
		RGT (VQFN)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	51.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	85.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	20.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	19.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range, VDD = 12 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
I <sub>VDD</sub>	VDD supply current	VDD current, T <sub>A</sub> = 25°C, no load, V <sub>EN</sub> = 5 V, V <sub>VFB</sub> = 0.630 V		420	590	μA
I <sub>VDDSDN</sub>	VDD shutdown current	VDD current, T <sub>A</sub> = 25°C, no load, V <sub>EN</sub> = 0 V			10	μA
<b>INTERNAL REFERENCE VOLTAGE</b>						
V <sub>VFB</sub>	VFB regulation voltage	VFB voltage, CCM condition <sup>(1)</sup>		600		mV
V <sub>VFB</sub>	VFB regulation voltage	T <sub>A</sub> = 25°C	597	600	603	mV
		0°C ≤ T <sub>A</sub> ≤ 85°C	595.2	600	604.8	
		-20°C ≤ T <sub>A</sub> ≤ 85°C	592	600	608	
I <sub>VFB</sub>	VFB input current	V <sub>VFB</sub> = 0.63 V, T <sub>A</sub> = 25°C		0.002	0.2	μA
<b>OUTPUT DRIVERS</b>						
R <sub>DRVH</sub>	DRVH resistance	Source, I <sub>DRVH</sub> = -50 mA		1.5	3	Ω
		Sink, I <sub>DRVH</sub> = 50 mA		0.7	1.8	
R <sub>DRVL</sub>	DRVL resistance	Source, I <sub>DRVL</sub> = -50 mA		1	2.2	Ω
		Sink, I <sub>DRVL</sub> = 50 mA		0.5	1.2	
t <sub>DEAD</sub>	Dead time	DRVH-off to DRVL-on	7	17	30	ns
		DRVL-off to DRVH-on	10	22	35	
<b>LDO OUTPUT</b>						
V <sub>VREG</sub>	LDO output voltage	0 mA ≤ I <sub>VREG</sub> ≤ 50 mA	5.76	6.2	6.67	V
I <sub>VREG</sub>	LDO output current <sup>(1)</sup>	Maximum current allowed from LDO			50	mA
V <sub>DO</sub>	LDO dropout voltage	V <sub>VDD</sub> = 4.5 V, I <sub>VREG</sub> = 50 mA			364	mV
<b>BOOT STRAP SWITCH</b>						
V <sub>FBST</sub>	Forward voltage	V <sub>VREG-VBST</sub> , I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C		0.1	0.2	V
I <sub>VBSTLK</sub>	VBST leakage current	V <sub>VBST</sub> = 23 V, V <sub>SW</sub> = 17 V, T <sub>A</sub> = 25°C		0.01	1.5	μA
<b>DUTY AND FREQUENCY CONTROL</b>						
t <sub>OFF(min)</sub>	Minimum off-time	T <sub>A</sub> = 25°C	150	260	400	ns
t <sub>ON(min)</sub>	Minimum ON-time	V <sub>IN</sub> = 17 V, V <sub>OUT</sub> = 0.6 V, R <sub>RF</sub> = 0 Ω to V <sub>VREG</sub> , T <sub>A</sub> = 25°C <sup>(1)</sup>		35		ns
<b>SOFT START</b>						
t <sub>SS</sub>	Internal soft-start time	0 V ≤ V <sub>OUT</sub> ≤ 95%, R <sub>MODE</sub> = 39 kΩ		0.7		ms
		0 V ≤ V <sub>OUT</sub> ≤ 95%, R <sub>MODE</sub> = 100kΩ		1.4		
		0 V ≤ V <sub>OUT</sub> ≤ 95%, R <sub>MODE</sub> = 200 kΩ		2.8		
		0 V ≤ V <sub>OUT</sub> ≤ 95%, R <sub>MODE</sub> = 470 kΩ		5.6		

(1) Ensured by design. Not production tested.







**Electrical Characteristics (continued)**

over operating free-air temperature range, VDD = 12 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER GOOD</b>						
V <sub>THPG</sub>	PG threshold	PG in from lower	92.5%	96%	98.5%	
		PG in from higher	108%	111%	114%	
		PG hysteresis	2.5%	5%	7.8%	
R <sub>PG</sub>	PG transistor on-resistance		15	30	50	Ω
t <sub>PG(del)</sub>	PG delay after soft start		0.8	1	1.2	ms
<b>LOGIC THRESHOLD AND SETTING CONDITIONS</b>						
V <sub>EN</sub>	EN voltage threshold enable	-20°C ≤ T <sub>A</sub> ≤ 85°C	1.8			V
		0°C ≤ T <sub>A</sub> ≤ 85°C	1.7			
	EN voltage threshold disable				0.5	
I <sub>EN</sub>	EN input current	V <sub>EN</sub> = 5 V			1	μA
f <sub>SW</sub>	Switching frequency	R <sub>RF</sub> = 0 Ω to GND, T <sub>A</sub> = 25°C <sup>(2)</sup>	200	250	300	kHz
		R <sub>RF</sub> = 187 kΩ to GND, T <sub>A</sub> = 25°C <sup>(2)</sup>	250	300	350	
		R <sub>RF</sub> = 619 kΩ to GND, T <sub>A</sub> = 25°C <sup>(2)</sup>	350	400	450	
		R <sub>RF</sub> = open, T <sub>A</sub> = 25°C <sup>(2)</sup>	450	500	550	
		R <sub>RF</sub> = 866 kΩ to V <sub>REG</sub> , T <sub>A</sub> = 25°C <sup>(2)</sup>	580	650	720	
		R <sub>RF</sub> = 309 kΩ to V <sub>REG</sub> , T <sub>A</sub> = 25°C <sup>(2)</sup>	670	750	820	
		R <sub>RF</sub> = 124 kΩ to V <sub>REG</sub> , T <sub>A</sub> = 25°C <sup>(2)</sup>	770	850	930	
		R <sub>RF</sub> = 0 Ω to V <sub>REG</sub> , T <sub>A</sub> = 25°C <sup>(2)</sup>	880	970	1070	
<b>VO DISCHARGE</b>						
I <sub>Dischg</sub>	VO discharge current	V <sub>EN</sub> = 0 V, V <sub>SW</sub> = 0.5 V	5	13		mA
<b>PROTECTION: CURRENT SENSE</b>						
I <sub>TRIP</sub>	TRIP source current	V <sub>TRIP</sub> = 1 V, T <sub>A</sub> = 25°C	9	10	11	μA
TC <sub>ITRIP</sub>	TRIP current temp. coef.	T <sub>A</sub> = 25°C <sup>(1)</sup>		4700		ppm/°C
V <sub>TRIP</sub>	Current limit threshold setting range	V <sub>TRIP-GND</sub> voltage	0.2		3	V
V <sub>OCL</sub>	Current limit threshold	V <sub>TRIP</sub> = 3 V	355	375	395	mV
		V <sub>TRIP</sub> = 1.6 V	185	200	215	
		V <sub>TRIP</sub> = 0.2 V	17	25	33	
V <sub>OCLN</sub>	Negative current limit threshold	V <sub>TRIP</sub> = 3 V	-406	-375	-355	mV
		V <sub>TRIP</sub> = 1.6 V	-215	-200	-185	
		V <sub>TRIP</sub> = 0.2 V	-33	-25	-17	
V <sub>AZC(adj)</sub>	Auto zero cross adjustable range	Positive	3	15		mV
		Negative		-15	-3	
<b>PROTECTION: UVP AND OVP</b>						
V <sub>OVP</sub>	OVP trip threshold voltage	OVP detect	115%	120%	125%	
t <sub>OVP(del)</sub>	OVP propagation delay time	VFB delay with 50-mV overdrive		1		μs
V <sub>UVP</sub>	Output UVP trip threshold voltage	UVP detect	65%	70%	75%	
t <sub>UVP(del)</sub>	Output UVP propagation delay time		0.8	1	1.2	ms
t <sub>UVP(en)</sub>	Output UVP enable delay time	from EN to UVP workable, R <sub>MODE</sub> = 39 kΩ	2	2.55	3	ms
<b>UVLO</b>						
V <sub>UVVREG</sub>	VREG UVLO threshold	Wake up	4	4.18	4.5	V
		Hysteresis		0.25		
<b>THERMAL SHUTDOWN</b>						
T <sub>SDN</sub>	Thermal shutdown threshold	Shutdown temperature <sup>(1)</sup>		145		°C
		Hysteresis <sup>(1)</sup>		10		

 (2) Not production tested. Test conditions are V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 1.1 V, I<sub>OUT</sub> = 10 A and using the application circuit shown in Figure 18 and Figure 22.

## 6.6 Typical Characteristics



Typical Characteristics (continued)




Figure 7. Switching Frequency vs Output Current




Figure 8. Switching Frequency vs Output Current




Figure 9. Switching Frequency vs Output Voltage




Figure 10. Output Voltage vs Output Current




Figure 11. Output Voltage vs Input Voltage




Figure 12. Efficiency vs Output Current



Typical Characteristics (continued)




Figure 13. Start-Up Waveform




Figure 14. Prebias Start-Up Waveform




Figure 15. Turnoff Waveform




Figure 16. Load Transient Response

## 7 Detailed Description

### 7.1 Overview

The TPS53119 is a high-efficiency, single-channel, synchronous buck regulator controller suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP mode control combined with an adaptive ON-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC–DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 26 V. The D-CAP mode uses the ESR of the output capacitors to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive ON-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.


The TPS53119 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in [Table 1](#). The strong gate drivers allow low  $R_{DS(on)}$  FETs for high-current applications.

When the device starts (either by EN or VDD UVLO), the TPS53119 sends out a current that detects the resistance connected to the MODE pin to determine the soft-start time. After that (and before  $V_{OUT}$  starts to ramp up) the MODE pin becomes a high-impedance input to determine skip mode or FCCM mode operation. When the voltage on the MODE pin is higher than 1.3 V, the converter enters into FCCM mode. If the voltage on MODE pin is less than 1.3 V, then the converter operates in skip mode.

TI recommends connection of the MODE pin to the PGOOD pin if FCCM mode is desired. In this configuration, the MODE pin is connected to the GND potential through a resistor when the device is detecting the soft-start time, thus correct soft-start time is used. The device starts up in skip mode and only after the PGOOD pin goes high does the device enter into FCCM mode. When the PGOOD pin goes high there is a transition between skip mode and FCCM. A minimum off-time of 60 ns on DRVL is provided to avoid a voltage spike on the DRVL pin caused by parasitic inductance of the driver loop and gate capacitance of the low-side MOSFET.

For proper operation, the MODE pin must not be connected directly to a voltage source.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Enable and Soft-Start

When the EN pin voltage rises above the enable threshold voltage (typically 1.4 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 6.2 V at the VREG pin. The controller then uses the first 250  $\mu$ s to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. However, switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

**Table 1. Soft-Start and MODE**

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R <sub>MODE</sub> (kΩ)
Auto skip	Pulldown to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM <sup>(1)</sup>	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

(1) Device goes into forced CCM after PGOOD becomes high.

When the EN voltage is higher than 5.5 V, a 1-kΩ series resistor is needed for the EN pin.

### 7.3.2 Adaptive ON-Time D-CAP Control and Frequency Selection

The TPS53119 does not have a dedicated oscillator that determines switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the ON-time one-shot timer. The adaptive ON-time control adjusts the ON-time to be inversely proportional to the input voltage and proportional to the output voltage ( $t_{ON} \propto V_{OUT}/V_{IN}$ ).

This makes the switching frequency fairly constant in steady-state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in [Table 2](#). Leaving the resistance open sets the switching frequency to 500 kHz.

**Table 2. Resistor and Switching Frequency**

RESISTOR (R <sub>RF</sub> ) CONNECTIONS	SWITCHING FREQUENCY (kHz)
0 Ω to GND	250
187 kΩ to GND	300
619 kΩ to GND	400
Open	500
866 kΩ to VREG	650
309 kΩ to VREG	750
124 kΩ to VREG	850
0 Ω to VREG	970

The OFF-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a *set* signal to terminate the OFF-time (turn off the low-side MOSFET and turn on high-side MOSFET). The *set* signal is valid if the inductor current level is below the OCP threshold, otherwise the off time is extended until the current level falls below the threshold.

### 7.3.3 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP mode can be simplified as shown in Figure 17.




Figure 17. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}} \quad (1)$$

For the loop stability, the 0-dB frequency,  $f_0$ , defined below must be lower than  $\frac{1}{4}$  of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{4} \quad (2)$$

According to Equation 2, the loop stability of D-CAP mode modulator is mainly determined by the capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have an output capacitance on the order of several 100  $\mu$ F and ESR in range of 10 m $\Omega$ . These yields an  $f_0$  on the order of 100 kHz or less and a more stable loop. However, ceramic capacitors have an  $f_0$  at more than 700 kHz, and require special care when used with this modulator. An application circuit for ceramic capacitor is described in [External Parts Selection With All Ceramic Output Capacitors](#).

### 7.3.4 Ramp Signal

The TPS53119 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in [Small Signal Model](#), the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the S/N ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with  $-7$  mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady-state.

During skip mode operation, when the switching frequency is lower than 70% of the nominal frequency (because of longer OFF-time), the ramp signal exceeds 0 mV at the end of the OFF-time but is clamped at 3 mV to minimize DC offset.

### 7.3.5 Adaptive Zero Crossing

The TPS53119 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

### 7.3.6 Output Discharge Control

When EN becomes low, the TPS53119 discharges output capacitor using internal MOSFET connected between the SW pin and the PGND pin while the high-side and low-side MOSFETs are maintained in the *OFF* state. The typical discharge resistance is 40 Ω. The soft discharge occurs only as EN becomes low. After VREG becomes low, the internal MOSFET turns off, and the discharge function becomes inactive.

### 7.3.7 Low-Side Driver

The low-side driver is designed to drive high-current low- $R_{DS(on)}$  N-channel MOSFETs. The drive capability is represented by its internal resistance, which is 1 Ω for VDRV to DRVL and 0.5 Ω for DRVL to GND. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. The bias voltage VDRV can be delivered from 6.2-V VREG supply or from external power source from 4.5 V to 6.5 V. The instantaneous drive current is supplied by an input capacitor connected between the VDRV and PGND pins.

The average low-side gate drive current is calculated in [Equation 3](#).

$$I_{GL} = C_{GL} \times V_{VDRV} \times f_{SW} \quad (3)$$

When VDRV is supplied by external voltage source, the device continues to be supplied by the VREG pin. There is no internal connection from VDRV to VREG.

### 7.3.8 High-Side Driver

The high-side driver is designed to drive high current, low  $R_{DS(on)}$  N-channel MOSFETs. When configured as a floating driver, the bias voltage is delivered from the VDRV pin supply. The average drive current is calculated using [Equation 4](#).

$$I_{GH} = C_{GH} \times V_{VDRV} \times f_{SW} \quad (4)$$

The instantaneous drive current is supplied by the flying capacitor between VBST and SW pins. The drive capability is represented by internal resistance, which is 1.5 Ω for VBST to DRVH and 0.7 Ω for DRVH to SW.

The driving power which needs to be dissipated from TPS53119 package.

$$P_{DRV} = (I_{GL} + I_{GH}) \times V_{VDRV} \quad (5)$$

### 7.3.9 Power Good

The TPS53119 has a power-good output that indicates *high* when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% or –5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or –10% of the target value, the power-good signal becomes low after two microsecond (2-μs) internal delay. The power-good output is an open-drain output and must be pulled up externally.

In order for the PGOOD logic to be valid, the VDD input must be higher than 1 V. To avoid invalid PGOOD logic before the TPS53119 is powered up, TI recommends that the PGOOD pin be pulled up to VREG (either directly or through a resistor divider if a different pullup voltage is desired) because VREG remains low when the device is powered off. The pullup resistance can be chosen from a standard resistor value between 1 kΩ and 100 kΩ.

### 7.3.10 Current Sense and Overcurrent Protection

TPS53119 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost-effective solution, TPS53119 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor,  $R_{TRIP}$ . The TRIP terminal sources  $I_{TRIP}$  current, which is 10  $\mu$ A typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as shown in Equation 6.

---

**NOTE**

The  $V_{TRIP}$  is limited up to approximately 3 V internally.

---

$$V_{TRIP} \text{ (mV)} = R_{TRIP} \text{ (k}\Omega\text{)} \times I_{TRIP} \text{ (}\mu\text{A)} \quad (6)$$

The inductor current is monitored by the voltage between GND pin and SW pin so that SW pin should be connected to the drain terminal of the low-side MOSFET properly.  $I_{TRIP}$  has 4700-ppm/ $^{\circ}$ C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ . The GND pin is used as the positive current-sensing node. The GND pin should be connected to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

As the comparison is done during the *OFF* state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold,  $I_{OCP}$ , can be calculated as shown in Equation 7.

$$I_{OCP} = \frac{V_{TRIP}}{(8 \times R_{DS(on)})} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{(8 \times R_{DS(on)})} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (7)$$

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7-ms sort start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

During the CCM, the negative current limit (NCL) protects the external FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity.

---

**NOTE**

The threshold still represents the valley value of the inductor current.

---

### 7.3.11 Overvoltage and Undervoltage Protection

TPS53119 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS53119 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7-ms soft-start). This function is enabled 1.5-ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches UV threshold, then both high-side MOSFET and low-side MOSFET driver will be OFF and the device restarts after an hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

### 7.3.12 UVLO Protection

The TPS53119 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2 V, the device restarts. This is non-latch protection.

### 7.3.13 Thermal Shutdown

The TPS53119 uses temperature monitoring. If the temperature exceeds the threshold value (typically 145 $^{\circ}$ C), the device is shut off. This is non-latch protection.

## 7.4 Device Functional Modes

### 7.4.1 Light Load Condition in Auto-Skip Operation

While the MODE pin is pulled low through R<sub>MODE</sub>, TPS53119 automatically reduces the switching frequency at light load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The ON-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation I<sub>O(LL)</sub> (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in [Equation 8](#).

$$I_{O(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

- f<sub>sw</sub> is the PWM switching frequency (8)

Switching frequency versus output current in the light load condition is a function of L, V<sub>IN</sub> and V<sub>OUT</sub>, but it decreases almost proportionally to the output current from the I<sub>O(LL)</sub> given in [Equation 8](#). For example, it is 60 kHz at I<sub>O(LL)</sub> / 5 if the frequency setting is 300 kHz.

### 7.4.2 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range, which is suitable for applications need tight control of the switching frequency at a cost of lower efficiency.



## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS53119 device is a small-sized, single-buck controller with adaptive ON-time DCAP mode control.

### 8.2 Typical Applications

#### 8.2.1 Typical Application With Power Block




Figure 18. Typical Application Circuit Diagram With Power Block

## Typical Applications (continued)

### 8.2.1.1 Design Requirements

This design uses the parameters listed in [Table 3](#).

**Table 3. Design Specifications**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>						
$V_{IN}$	Voltage range		5	12	18	V
$I_{MAX}$	Maximum input current	$V_{IN} = 5\text{ V}, I_{OUT} = 25\text{ A}$		10		A
	No load input current	$V_{IN} = 12\text{ V}, I_{OUT} = 0\text{ A}$ with auto-skip mode		1		mA
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$	Output voltage			1.2		V
	Output voltage regulation	Line regulation, $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ with FCCM		0.2%		
		Load regulation, $V_{IN} = 12\text{ V}, 0\text{ A} \leq I_{OUT} \leq 25\text{ A}$ with FCCM			0.5%	
$V_{RIPPLE}$	Output voltage ripple	$V_{IN} = 12\text{ V}, I_{OUT} = 25\text{ A}$ with FCCM		10		mV <sub>PP</sub>
$I_{LOAD}$	Output load current		0		25	A
$I_{OVER}$	Output overcurrent			32		
$t_{SS}$	Soft-start time			1		ms
<b>SYSTEMS CHARACTERISTICS</b>						
$f_{SW}$	Switching frequency			500		kHz
$\eta$	Peak efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.2\text{ V}, I_{OUT} = 4\text{ A}$		91%		
	Full load efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.2\text{ V}, I_{OUT} = 8\text{ A}$		91.5%		
$T_A$	Operating temperature			25		°C

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS53119 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.1.2.2 External Components Selection

Selecting external components is a simple process using D-CAP mode.

#### 1. Choose the Inductor

The inductance should be determined to give the ripple current of approximately  $\frac{1}{4}$  to  $\frac{1}{2}$  of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (9)$$

The inductor also requires a low DCR to achieve good efficiency. It also requires enough room above the peak inductor current before saturation. The peak inductor current can be estimated in [Equation 10](#).

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{8 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (10)$$

#### 2. Choose the Output Capacitor

When organic semiconductor capacitors or specialty polymer capacitors are used, for loop stability, capacitance and ESR should satisfy [Equation 2](#). For jitter performance, [Equation 11](#) is a good starting point to determine ESR.

$$\text{ESR} = \frac{V_{\text{OUT}} \times 10 \text{ mV} \times (1 - D)}{0.6 \text{ V} \times I_{\text{IND(ripple)}}} = \frac{10 \text{ mV} \times L \times f_{\text{SW}}}{0.6 \text{ V}} = \frac{L \times f_{\text{SW}}}{60} \quad (\Omega)$$

where

- D is the duty factor
- the required output ripple slope is approximately 10 mV per  $t_{\text{SW}}$  (switching period) in terms of VFB terminal voltage

(11)

#### 3. Determine the Value of R1 and R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in [Figure 17](#). R1 is connected between the VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is between 10 k $\Omega$  and 20 k $\Omega$ . Determine R1 using [Equation 12](#).

$$R1 = \frac{V_{\text{OUT}} - \left( \frac{I_{\text{IND(ripple)}} \times \text{ESR}}{2} \right) - 0.6}{0.6} \times R2 \quad (12)$$

### 8.2.1.3 Application Curves




Figure 19. Load Regulation Performance




Figure 20. Efficiency Performance




Figure 21. Switching Frequency Performance

### 8.2.2 Typical Application With Ceramic Output Capacitors




Figure 22. Typical Application Circuit Diagram With Ceramic Output Capacitors

#### 8.2.2.1 Design Requirements

This design uses the parameters listed in Table 4.

Table 4. Design Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>INPUT CHARACTERISTICS</b>						
$V_{IN}$	Voltage range	5	12	18	V	
$I_{MAX}$	Maximum input current	$V_{IN} = 5\text{ V}$ , $I_{OUT} = 8\text{ A}$			A	
	No load input current	$V_{IN} = 12\text{ V}$ , $I_{OUT} = 0\text{ A}$ with auto-skip mode			1	
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$	Output voltage	1.2			V	
	Output voltage regulation	Line regulation, $5\text{ V} \leq V_{IN} \leq 14\text{ V}$ with FCCM				0.2%
		Load regulation, $V_{IN} = 12\text{ V}$ , $0\text{ A} \leq I_{OUT} \leq 8\text{ A}$ with FCCM				0.5%
$V_{RIPPLE}$	Output voltage ripple	$V_{IN} = 12\text{ V}$ , $I_{OUT} = 8\text{ A}$ with FCCM			10	
$I_{LOAD}$	Output load current	0			8	
$I_{OVER}$	Output overcurrent				25	
$t_{SS}$	Soft-start time				1	
<b>SYSTEMS CHARACTERISTICS</b>						
$f_{SW}$	Switching frequency				500 1000	
$\eta$	Peak efficiency	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 1.2\text{ V}$ , $I_{OUT} = 4\text{ A}$			91%	
	Full load efficiency	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 1.2\text{ V}$ , $I_{OUT} = 8\text{ A}$			91.5%	
$T_A$	Operating temperature				25	

### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 External Parts Selection With All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in Equation 2 cannot be satisfied. The ripple injection approach as shown in Figure 22 is implemented to increase the ripple on the VFB pin and make the system stable. C2 can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.

The increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from V<sub>OUT</sub> and they can be calculated using Equation 13 and Equation 14.

$$V_{INJ(SW)} = \frac{(V_{IN} - V_{OUT})}{R7 \times C1} \times \frac{D}{f_{SW}} \tag{13}$$

$$V_{INJ(OUT)} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}} \tag{14}$$


The DC value of VFB can be calculated by Equation 15.

$$V_{FB} = 0.6 + \frac{(V_{INJ(SW)} + V_{INJ(OUT)})}{2} \tag{15}$$

And the resistor divider value can be determined by Equation 16.

$$R1 = \frac{(V_{OUT} - V_{FB})}{V_{FB}} \times R2 \tag{16}$$

### 8.2.2.3 Application Curves



## 9 Power Supply Recommendations

The TPS53119 is a small-sized single-buck controller with adaptive ON-time D-CAP mode control. The device is suitable for low output voltage, high current, PC system power rail and similar point-of-load (POL) power supplies in digital consumer products.


## 10 Layout

### 10.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS53119.

- Inductors,  $V_{IN}$  capacitors,  $V_{OUT}$  capacitors and MOSFETs are the power components and must be placed on one side of the PCB (solder side). Place other small signal components on another side (component side). Insert at least one inner plane, connected to power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place all sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and RF away from high-voltage switching nodes such as SW, DRV\_L, DRV\_H or VBST to avoid coupling. Use internal layers as ground planes and shield feedback trace from power traces and components.
- The DC–DC converter has several high-current loops. The area of these loops must be minimized in order to suppress generating switching noise.
  - The most important loop to minimize the area of is the path from the  $V_{IN}$  capacitors through the high and low-side MOSFETs, and back to the capacitors through ground. Connect the negative node of the  $V_{IN}$  capacitors and the source of the low-side MOSFET at ground as close as possible.
  - The second important loop is the path from the low-side MOSFET through inductor and  $V_{OUT}$  capacitors, and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of  $V_{OUT}$  capacitors at ground as close as possible.
  - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from VDRV capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND of the device, and back to source of the low-side MOSFET through ground. Connect negative node of VDRV capacitor, source of the low-side MOSFET and PGND of the device at ground as close as possible.
- Because the TPS53119 controls output voltage referring to voltage across  $V_{OUT}$  capacitor, the high-side resistor of the voltage divider should be connected to the positive node of  $V_{OUT}$  capacitor at the regulation point. Connect the low-side resistor to the GND (analog ground of the device). The trace from these resistors to the VFB pin must be short and thin. Place on the component side and avoid vias between these resistors and the device.
- Connect the overcurrent setting resistors from the TRIP pin to GND and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to GND should avoid coupling to a high-voltage switching node.
- Connect the frequency setting resistor from RF pin to GND, or to the PGOOD pin and make the connections as close as possible to the device. The trace from the RF pin to the resistor and from the resistor to GND should avoid coupling to a high-voltage switching node.
- Connect all GND (analog ground of the device) trace together and connect to power ground or ground plane with a single via or trace or through a 0- $\Omega$  resistor at a quiet point
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider traces of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as switch node, which connects to source of high-side MOSFET, drain of low-side MOSFET, and high-voltage side of the inductor, must be as short and wide as possible.
- Connect the ripple injection  $V_{OUT}$  signal ( $V_{OUT}$  side of the C1 capacitor in [Figure 22](#)) from the terminal of ceramic output capacitor. The AC-coupling capacitor (C7 in [Figure 22](#)) can be placed near the device.

## 10.2 Layout Example



Copyright © 2017, Texas Instruments Incorporated

Figure 26. TPS53119EVM-690 Top Layer Assembly Drawing, Top View




Figure 27. TPS53119EVM-690 Bottom Assembly Drawing, Bottom View



Layout Example (continued)




Figure 28. TPS53119EVM-690 Top Copper, Top View




Figure 29. TPS53119EVM-690 Layer-2 Copper, Top View

Layout Example (continued)




Figure 30. TPS53119EVM-690 Layer-3 Copper, Top View




Figure 31. TPS53119EVM-690 Layer-4 Copper, Top View

Layout Example (continued)




Figure 32. TPS53119EVM-690 Layer-5 Copper, Top View




Figure 33. TPS53119EVM-690 Bottom Layer Copper, Top View

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the TPS53119 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

Eco-Mode, D-CAP, E2E are trademarks of Texas Instruments.  
WEBENCH is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53119RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 85	53119	<a href="#">Samples</a>
TPS53119RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 85	53119	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53119RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53119RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53119RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
TPS53119RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

**RGT 16**

**GENERIC PACKAGE VIEW**



**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203495/1



4219032/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Reference JEDEC registration MO-220

# EXAMPLE BOARD LAYOUT


RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4219032/A 02/2017

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:  
86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4219032/A 02/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated