RENESAS

ISL5217

Quad Programmable Up Converter

The ISL5217 Quad Programmable UpConverter (QPUC) is a QASK/FM modulator/FDM upconverter designed for high dynamic range applications such as cellular basestations. The QPUC combines shaping and interpolation filters, a complex modulator, and timing and carrier NCOs into a single package. Each QPUC can create four FDM channels. Multiple QPUCs can be cascaded digitally to provide for up to 16 FDM channels in multi-channel applications.

The ISL5217 supports both vector and FM modulation. In vector modulation mode, the QPUC accepts 16-bit I and Q samples to generate virtually any quadrature AM or PM modulation format. The QPUC also has two FM modulation modes. In the FM with pulse shaping mode, the 16-bit frequency samples are pulse shaped/bandlimited prior to FM modulation. No band limiting filter follows the FM modulator. This FM mode is useful for GMSK type modulation formats. In the FM with band limiting filter mode, the 16-bit frequency samples directly drive the FM modulator. The FM modulator output is filtered to limit the spectral occupancy. This FM mode is useful for analog FM or FSK modulation formats.

The QPUC includes an NCO driven interpolation filter, which allows the input and output sample rate to have an integer and/or variable relationship. This re-sampling feature simplifies cascading modulators with sample rates that do not have harmonic or integer frequency relationships.

The QPUC offers digital output spectral purity that exceeds 100dB at the maximum output sample rate of 104MSPS, for input sample rates as high as 6.5MSPS.

A 16-bit microprocessor compatible interface is used to load configuration and baseband data. A programmable FIFO depth interrupt simplifies the interface to the I and Q input FIFOs.

Features

- Output Sample Rates Up to 104MSPS with Input Data Rates Up to 6.5MSPS
- Processing Capable of >140dB SFDR Out of Band
- Vector modulation for supporting IS-136, EDGE, IS95, TD-SCDMA, CDMA-2000-1X/3X, W-CDMA, and UMTS
- FM Modulation for Supporting AMPS, NMT, and GSM
- Four Completely Independent Channels on Chip, Each With Programmable 256 Tap Shaping FIR, Half-Band, and High Order Interpolation Filters
- \cdot 16-Bit parallel µProcessor Interface and Four Independent Serial Data Inputs
- Two 20-bit I/O Buses and Two 20-bit Output Buses Allow Cascading Multiple Devices
- 32-Bit Programmable Carrier NCO; 48-Bit Programmable Symbol Timing NCOs
- Dynamic Gain Profiling and Output Routing Control
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- Single or Multiple Channel Digital Software Radio Transmitters (Wide-Band or Narrow-Band)
- Base Station Transmitter and Smart Antennas
- Operates with HSP50216 in Software Radio Solutions
- Compatible with the HI5960/ISL5961 or HI5828/ISL5929 D/A Converters

Ordering Information

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Block Diagram

FN6004 Rev. 3.00 July 8, 2005

ISL5217

Pinout

NOTE:

Thermal balls should be connected to the ground plane.

Pin Descriptions (all signals are active high unless otherwise stated)

Pin Descriptions (all signals are active high unless otherwise stated) **(Continued)**

Functional Description

The ISL5217 Quad Programmable UpConverter (QPUC) converts digital baseband data into modulated or frequency translated digital samples. The QPUC can be configured to create any quadrature amplitude shift-keyed (QASK) data modulated signal, including QPSK, BPSK, and m-ary QAM. The QPUC can also be configured to create both shaped and unfiltered FM signals. A minimum of 16 bits of resolution is maintained throughout the internal processing.

The QPUC is configured via the microprocessor data bus, using the A<6:0> address bus, P<15:0> data bus, RD, WR and $\overline{\text{CS}}$ control signals. Configuration data that is loaded via this bus includes the individual channel's 48-bit Sample Rate NCO center frequency, the 32-bit Carrier NCO center frequency, the device modulation format, gain control, input mode control, reset control and sync control. The I and Q baseband channels each have a 256 tap FIR filter whose coefficients and configuration are also programmed via the μ P interface. Similarly, the control signals for the I and Q channel interpolation filters are programmed via the μ P interface. Discussion in the following sections utilizes the register definitions for channel 0. Channels 1-3 are similarly configured in accordance with the Table 10 Memory Map.

Data Input

The I/Q sample pairs can be input serially through 1 of 4 serial interfaces or in parallel through the μ P addressable registers as shown in Figure [1.](#page-5-0)

Serial

The serial mode allows the device to shift the I and Q samples serially into the FIFO holding registers. The serial input format is selected when Serial control (0x11, bit 15) is high. The serial interface is three-wire interface controlled by the channel. The serial clock and frame strobe are driven by the channel to clock the serial data from the source into the serial data port. The serial clock can operate at the clock rate, at a divided clock rate, or be driven at 32x the sample clock rate. Serial control (0x11, bits 13:8) configure the serial clock. In the 32x mode, back to

back 16-bit serial transfers can occur by setting control word (0x17, bits 14:13) both high. The serial process begins with the first serial clock after the start of a sample clock. The frame strobe is asserted for one serial clock and starts the I and Q time slot counters. The TXENX pin or Main control (0X0c, bit 0) S/W TX enable must be asserted to enable the frame strobe out. Additional requests for serial data, with TXENX deasserted, are controlled by bit 3 of control word 0x0c. The serial interface may be programmed to be dependent or independent of TXENX control. The I and Q time slot counters, programmed through 0x12, bits 9:0 and 0x13, bits 9:0, control the duration of the serial to parallel conversion of the serial data input. The counters are loaded to count the number of serial clocks from the frame strobe to shift in the last data bit of that sample. The time slot counters are 10-bits to allow multiple channels to share a common serial data input. The MSB is always shifted first, but the order of the I and Q serial data is flexible due to the variability of the time slot counters. The received serial word is MSB justified prior to loading into the FIFO holding register based on the serial word length, programed through Serial control (0x11, bits 3:2) to 4, 8, 12, or 16 bits.

Although each channel has control of a serial interface it may select serial data from one of the other interfaces. Serial control (0x11, bits 1:0) selects 1 of 4 serial data ports for the channel. The serial data transfer format is shown in Figure [2.](#page-5-1)

The ability to select the serial input source allows multiple QPUCs to share a single microprocessor interface with their processing synchronized through the master QPUC SYNCO being tied to the slave device UPDX. Conversely, multiple

microprocessors can share a single QPUC as shown in Figure [3.](#page-6-0)

FIGURE 3. MULTIPLE CONFIGURATIONS

Parallel

The parallel mode allows the μ P to write the I and Q samples directly to the FIFO holding registers. The parallel input format is selected when Serial control (0x11, bit 15) is low. The normal μ P write order is the Q sample, Control word 0x1, followed by the I sample, Control word 0x0. Writing to Control word 0x0 generates the update strobe to move the data from the FIFO holding register into the first location of the I/Q FIFO. The first location of the I/Q FIFO is available for read back. The μ P can perform back-to-back write accesses to Control words 0x1 and 0x0, but must maintain four f_{CLK} periods between accesses to the same address. This limits the maximum μ P write access rate for an I/ Q sample pair to $104MHz/4 = 26MHz$. The Read/Write format for a parallel data transfer is shown in Figure [4](#page-6-1)

FIFO

The FIFO provides the interface and data storage between the input source and the shaping filter or FM modulator. The FIFO can hold up to seven I /Q sample pairs. The block diagram is shown in Figure [6.](#page-7-0)

The input source to the FIFO is selected by Serial control (15). The FIFO pointer is incremented every time data is written into the FIFO. The transferring of data into the FIFO does not occur until both I and Q have been received when the sample data is input in a serial fashion. When the sample data is input in a parallel fashion, the transferring of data into the FIFO occurs when the μ P writes to Control Word 0 (I data).

While the input source determines the write rate, the shaping filter determines the read rate. The maximum read rate occurs when the shaping filter constraints for Data Span (DS) and Interpolation Phases (IP) equal four. For a clock rate of 104MHz, the maximum read rate is determined by $f_{CLK}/(DS)(IP)$, which is 104MHz/16 = 6.5MHz. See the Shaping Filter Section for more details. When the Shaping Filter requires another data sample, a request is made to the FIFO for data and the FIFO pointer is decremented. Figure [5](#page-7-1) indicates the timing of a request for data from the Shaping filter to the actual appearance of data at the FIFO output. An "empty" FIFO detection causes zero valued data to be entered into the shaping filter. The FIFO can be forced to enter zero valued data by setting the on-line mode to false. The on-line mode is enabled by Main control (0xc, bit 6). A "full" FIFO detection prevents data from being pushed out of the FIFO before the filter requests it. Writing to a full FIFO is treated as an error condition that will result in a soft reset of the channel to prevent transmission of erroneous data over the air. The full FIFO channel reset can be disabled by control word 0x0c, bit 1.

A programmable FIFO depth threshold sets when the FIFORDY signal is asserted, alerting the data source that more data is required. The FIFORDY signal assists the data source in maintaining the desired FIFO data depth. The data FIFO depth threshold for both I and Q inputs is set by Main control (0xc, bits 10:8). The SAMPLE CLK may be used instead of FIFORDY to indicate when data has been transferred from the FIFO to the shaping filter. See the pin description table for additional details and Figure [5](#page-7-1) for the input data latency.

Data Modulation Path

Three data path options are provided, one for each modulation format. The modulation format is selected using FIR Control (0xd, 3:2). The modulation paths are defined in the following subsections.

† All Registers are clocked at CLK unless shown otherwise.

Modulation Mode 00 - QASK

This modulation mode configures the QPUC as a BPSK, QPSK, OQPSK, MSK or m-QAM modulator. The block diagram is shown in Figure [7.](#page-8-0) The data FIFO outputs are routed to the shaping filters. Here the samples are interpolated by 4, 8, or 16 and shaped using a FIR filter with up to a 256 taps. The filter impulse response can span 4-16 input samples. A half (input) sample delay can be inserted in the I/Q path after the FIR and is enabled through Main Control (0xc, bit 13). The 20-bit output of the shaping filter is routed through a gain adjust multiplier controlled by 0x0a, bits 11:0 and into the interpolation filter. The interpolation filter interpolates by a factor set in the resampling NCO with the Interpolation Phases controlled by 0xd, bits 1:0. The output of the interpolation filter is at the master clock frequency, CLK. The samples are then mixed with the carrier L.O. for quadrature upconversion. The output is then summed with the cascade input signal, saturated (in the case of overflow), and formatted for output.

Modulation Mode 01 - FM with Bandlimiting Filter

This mode configures the QPUC as an FM modulator with post-modulation filtering. The block diagram is shown in Figure [8.](#page-8-1) This mode provides for FSK and FM modulation schemes. In this mode, the I input samples drive the frequency control section of a quadrature NCO to produce a zero IF FM signal. The 16-bit FM quadrature signals are then routed to the shaping FIR filter and into the interpolation filter for bandlimiting and interpolation up to the master clock rate. The quadrature filtered FM signals are then upconverted to the carrier frequency by the carrier NCO and mixers. The output is then summed with the cascade input signal, saturated (in the case of overflow), and formatted for output. Note that pulse shaping in this mode must be provided prior to the QPUC.

FIGURE 8. FM WITH BANDLIMITING

Modulation Mode 10 - FM with Pulse Shaping

This mode configures the QPUC as a FM modulator with pre-modulation baseband pulse shaping. The block diagram is shown in Figure [9](#page-8-2). The data from the FIFO (I channel only) is routed to the FIR shaping filter. The FIR shaping filter output drives the frequency control section of a quadrature NCO to produce a zero IF FM signal. These 18-bit FM

modulated quadrature samples are then up sampled in the interpolation filter to the output sample rate. The baseband modulated signal is then upconverted to the carrier frequency by the carrier NCO and mixers. The output is then summed with the cascade input signal, saturated, and formatted for output.

In Mode 10, the amplitude out of the shaping filter needs to be limited in order to prevent frequency excursions that cannot be filtered out in the interpolation filter.

NOTE: THE QUALITY OF THE FM SIGNAL IS AFFECTED BY THE AMPLITUDE SLEW RATE OUT OF THE SHAPING FILTER. AS A RULE OF THUMB, LIMITING THIS SLEW RATE TO LESS THAN 1/8 THE SAMPLE RATE WILL MINIMIZE THIS DISTORTION.

FIGURE 9. FM WITH PULSE SHAPING

FM Modulator

The FM modulator provides for frequency modulation of the carrier center frequency by the QPUC input data. The FM modulator is driven either directly by the QPUC I input (Mode 01) or by the output of the FIR shaping filter (Mode 10). The input data to the FM Modulator, is defined as $d\phi(n)/dt$, where $\phi(n)$ is the phase of a theoretical sinusoid described by:

 $s(n) = A(\cos[\phi(nT)] + j \sin[\phi(nT)]); A \triangleq 1$ in Modulator (EQ. 1)

The block diagram is shown in Figure [10.](#page-8-3) The input to the FM modulator, $d\phi(n)/dt$, is integrated via the NCO accumulator. The NCO accumulator output represents phase and is used to address a SIN/COS generator, synthesizing a sinusoid of the form described in Equation 1. The phase accumulator feedback of the NCO is 20 bits and 18 bits of the phase word are routed to the SIN/COS generator. Eighteen bits of amplitude are provided on the Sine and Cosine outputs.

FIGURE 10. FM MODULATOR BLOCK DIAGRAM

The transfer function of the FM modulator is defined by the ch ange in degrees per sample value, $d\phi(nT)/dt$, where $d\phi(nT)/dt$ is a 16-bit, twos complement, fractionally notated frequency control word with a range from -F_{SAMP}/2 to +F_{SAMP}/2. F_{SAMP} is defined as the sample rate into the FM

modulator. The maximum phase step that can occur in one clock is ± 180 degrees. Table 1 provides the change in phase weighting of the input bits.

TABLE 1. PHASE WEIGHTING

Shaping Filter

The shaping filter provides the necessary pulse shaping required on the input data to implement various QASK and shaped FM modulation formats. Two identical shaping filters (one each for the I and Q paths) are provided. The shaping filter architecture uses a NCO controlled interpolating FIR, capable of 4, 8, or 16 interpolation phases. The number of interpolation phases, (IP) is loaded into FIR Control (0xd, bits 1:0). The span of the impulse response of the polyphase filter can vary from 4-16 data samples. The desired sample Data Span, (DS) value minus one is loaded into FIR Control (0xd, bits 7:4). Thus, the required number of coefficients (or filter span) becomes:

$$
\text{\# Coefficients} = (DS)(IP) \tag{EQ. 2}
$$

The Interpolation Phase also determines the rate to compute a polyphase output by selecting the appropriate timing from the Sample Rate NCO to drive the shaping filter at 4x, 8x, or 16x the input sample rate. The Data Span selects the number of samples to convolve. Each convolution requires DS reference clocks for each phase of the filter. An output is calculated (IP) times for each input sample. To allow sufficient processing time for each output, the reference clock must be as follows:

$$
CLK \ge (DS)(IP)(f_S) \tag{EQ.3}
$$

Conversely, the input sample rate requires:

$$
f_{S} \le f_{CLK} / [(IP)(DS)] \tag{EQ.4}
$$

where f_{CLK} is the frequency of the reference clock, IP is the shaping filter interpolate rate; and DS is the number of data samples in the filter span. For example, if $f_{CLK} = 104 MHz$, the filter span is 16 samples, and the interpolation rate is 16, then the maximum input sample rate, f_S is 104/256 = 406.25kHz. Table 2 shows several examples of calculations for FIR input sample rates based on master reference clock rate, number of data samples, and interpolation rate. The data exits the shaping filters at the interpolated rate.

TABLE 2. EXAMPLE CALCULATIONS

The shaping filters have programmable coefficients which must be loaded via the microprocessor interface. The QPUC supports loading coefficients for two shaping filters, with FIR Control (0xd, bit 8) selecting the active filter. The I and Q shaping filters are identical and may be loaded simultaneously or separately, allowing for different gains and responses through the filter if desired.

TABLE 3. FIR CONTROLS

IP	STARTING ADDRESS W/FIR CONTROL $(8) = '0'$	STARTING ADDRESS W/FIR CONTROL $(8) = '1'$			
8					
16		128			

Because 16 interpolation phases are possible, the coefficients are structured in sets of 16, one set for each phase of the shaping filter. The convolution algorithm sequentially steps through each of these phases, beginning with phase 0. The coefficients for the shaping filters are generated by designing the prototype filter at the interpolated rate. The coefficients are then divided into interpolation phases by taking every nth tap of the prototype filter and storing the coefficient as an element of a coefficient set. The IP value determines the addressing interval through the prototype filter to create the coefficient sets for the filter phases. The first coefficient set begins at address 0. The next coefficient set begins at address 1 and continues in a like manner for the remaining coefficient sets. For a 16 tap, interpolate-by-4 filter, the calculations for filter 1 are:

Polyphase output $0 = (C0^*D[n]) + (C4^*D[n-1]) + (C8^*D[n-2])$ + (C12*D[n-3])

Polyphase output $1 = (C1^*D[n]) + (C5^*D[n-1]) + (C9^*D[n-2])$ + (C13*D[n-3])

Polyphase output $2 = (C2^*D[n]) + (C6^*D[n-1]) + (C10^*D[n-2])$ + (C14*D[n-3])

Polyphase output $3 = (C3^*D[n]) + (C7^*D[n-1]) + (C11^*D[n-2])$ + (C15*D[n-3])

If FIR Control (8) is set the calculations for filter 2 are:

Polyphase output $0 = (D0^*D[n]) + (D4^*D[n-1]) + (D8^*D[n-2])$ + (D12*D[n-3])

Polyphase output 1 = (D1*D[n]) + (D5*D[n-1]) + (D9*D[n-2]) + (D13*D[n-3])

Polyphase output $2 = (D2^*D[n]) + (D6^*D[n-1]) + (D10^*D[n-2])$ + (D14*D[n-3])

Polyphase output 3 = (D3*D[n]) + (D7*D[n-1]) + (D11*D[n-2]) + (D15*D[n-3])

Table 4 details the coefficient address allocation for the previous example. The interpolation phase is on the left and the data span is across the top. The coefficient RAM address followed by the coefficient term is listed in the table's cell. Table 49 details the coefficient address locations through 255.

TABLE 4. ADDRESS ALLOCATION

	DS [n]		DS [n-1]		DS [n-2]		DS [n-3]		
IP ₀	0	CO	16	C4		32 C8	48	C12	٠
IP ₁	1	C1	17	C ₅	33	C ₉	49	C13	
IP ₂	2	C ₂	18	C ₆	34	C10	50	C ₁₄	\bullet
IP ₃	3	C ₃	19	C7	35	C ₁₁	51	C15	\bullet
IP ₄	4		20		36		52		\bullet
IP ₅	5		21		37		53		٠
IP ₆	6		22		38		54		٠
IP7	7		23		39		55		٠
IP ₈	8	D ₀	24	D ₄	40	D ₈	56	D ₁₂	٠
IP ₉	9	D1	25	D ₅	41	D ₉	57	D ₁₃	
IP10	10	D ₂	26	D ₆	42	D ₁₀	58	D ₁₄	٠
IP11	11	D ₃	27	D7	43	D ₁₁	59	D ₁₅	٠
IP12	12		28		44		60		\bullet
IP ₁₃	13		29		45		61		٠
IP14	14		30		46		62		٠
IP ₁₅	15		31		47		63		٠

The loading options are programmable including read back modes and are discussed in detail in the 'Microprocessor Interface' section. Both 16-bit 2's complement and 24-bit floating point format are allowed. The 2's complement coefficient format of valid digital values ranges from 0x8001 to 0x7FFF. The value 8000 is not allowed. The 24-bit floating point (20-bit mantissa with 4-bit exponent) mode allows an exponent range from 0 to 15. An exponent of 0 indicates multiplication of the coefficient by 2 0 , and an exponent of 1 is 2⁻¹, down to a value of 15 being 2⁻¹⁵. The default mode is 2ís complement, with 24-bit floating point mode enabled by setting control word (0x17, bit 12).

The gain through the filter is:

 $A =$ (sum of coefficients) / interpolation rate.

The shaping filter contains saturation logic in the event that the final output peaks over +/- 1.0. When using quadrature modulation, saturation/overflow can occur when the input values for I and Q exceed 0.707 peak. The shaping filter coefficients may need to be reduced from full scale to prevent saturation.

Gain Profile

The overall channel gain is controlled by both a gain profile stage and a gain control stage, which provide identical scaling for the I and Q upconverted data. The gain profile stage allows transmit ramp-up and quench fading, to control the sidelobe profile in burst mode. This is implemented through user control of the rise and fall transitions utilizing a gain profile memory. The gain profile memory is a 128 x 12 bit RAM which is loaded with the desired scaling coefficients via indirect addressing of memory spaces 0x000-0x07f. The pulse shaping is implemented by linearly multiplying the programmed coefficient by the shaping filter outputs at the f_S ^{*}IP, or coarse phase rate. The gain profile is enabled by FIR control (0xd, bit 15), with the RAM address pointer being reset to zero on assertion of the gain profile enable. Control of the pulse shaping is based on TXENX, as the TXENX rising edge causes the RAM pointer to begin stepping through the profile until the RAM pointer matches the Gain profile length programed into control word (0x0b, bits 6:0). The falling edge of TXENX reverses the process and the RAM pointer begins decrementing until it reaches zero. The gain process is symmetric with respect to the rising or falling edges of TXENX. The latency through the gain profile block is set by control word (0x0b, bits 8:7) where bit 8 bypasses all latency alignment circuitry and uses TXENX as input to the channel. Setting control word (0x0b, bit 7) removes two edge latencies from the delay path and should be combined with selection of $DS = 3$, $IP = 4$ in order to have perfect symmetry through the gain profile block. The memory coefficients may be loaded without taking the channel off-line. This is implemented by setting the gain profile hold bit in control word (0x0c, bit 14) which holds the last gain value and provides access to the memory.

The gain profile coefficients are programmed as unsigned values:

Bit weight 2⁰ .2-1 2-2... 2-11

Maximum $0x800 = 1.0$

 $0x001 = 2^{-11}$

Minimum $0x000 = 0.0$

Gain Control

The gain control is implemented through a scaling multiplier followed by a scaling shift. The combination of the multiplier and shifter provide the final output gain of the channel. Gain adjustment can vary from -0.0026 to -144 dBFS.

Given a desired attenuation, the scaling multiplier value, Gain $MULT(11:0)$ can be calculated by the following equation.

Gain_{MULT}(11:0) = INT [10 ^{|(Gain(db)| / 20)₂12_]}

where INT[X] is the integer part of the real number X.

Table 5 details a few scaling multiplier values and their associated attenuations.

TABLE 5. SCALING GAIN ATTENUATION

Given a desired attenuation, the shifting value Gain $_{SHIFT}$ (2:0) can be determined by a table look-up. Refer to Table 6.

The gain control is loaded into Control Word 0xa.

0xa, bits $14:12 = \text{Gain}_{\text{SHIFT}}(2:0)$

0xa, bits $11:0 = \text{Gain}_{MULT}(11:0)$

Sampling NCO

The Sample Rate NCO provides the SAMPLE CLK and sample clock phase information to the data input FIFO's, the shaping filters and the interpolation filters. The input sample rate is set by the sample clock. The sample clock is the MSB of the NCO accumulator and controls the movement of sample data from the user to the shaping filters. The coarse phase of the NCO accumulator controls the processing of the shaping filter at 4x, 8x, or 16x the sample clock rate. The fine phase of the NCO accumulator controls the processing of the interpolation filter as it re-samples the data from the shaping filter to the clock rate. The block diagram is shown in Figure [11](#page-12-0).

The sample frequency, SF, is set with 48-bit resolution. The LSB is $f_{CLK}/2^{48}$. The internal accumulator resolution is 48 bits. Given a desired sample frequency, f_{s} , the value for SF(47:0) can be calculated by the following equation.

SF (47:0) = INT $[(f_S / f_{CLK}) * 2^{48}]$

The sample frequency, SF(47:0) is loaded 16 bits at a time into Control Words 4, 5, and 6.

0x4, bits 15:0 = SF (47:32) 0x5, bits $15:0 = SF(31:16)$ 0x6, bits $15:0 = SF(15:0)$

The output of the phase accumulator can be offset by phase increments of 90 degrees without affecting the operation of the phase accumulator. The desired offset increment is loaded into FIR Control (0xd, bits 11:10).

Since it is not possible to represent all frequencies exactly with an NCO, the phase accumulator length has been extended to minimize the effect of phase error accumulation. At an update rate of 1MHz, half an LSB of error in loading the 48-bit accumulator is 1.8e-9. The accumulated phase error after 1 year is 0.056 of a bit.

Leap Counter

In addition to lengthening the NCO accumulator, a 32-bit counter is available for realizing fixed integer interpolation rates. The carry-out of the fixed integer counter can be used to clear the coarse and/or fine phase of the sample rate NCO. The fixed integer counter also provides a precarry-out that can be used to synchronize fixed integer counters in other devices. The fixed integer counter is enabled by FIR Control (0xd, bit 12).

In programming the FID to clear the NCO accumulator, consideration must be provided to ensure that FID is programmed to clear the Error term only when the desired error term should have been zero with an integer multiple of the symbol rate. Selecting GSM as an example, the FID should clear the NCO accumulator every third multiple of the symbol rate or every 270833.333 * 3 sample clocks, as the error term should only be zeroed during integer multiples of the symbol

rate. This would clear the NCO accumulator every 3 seconds or at a 1/3 Hz rate. The frequency of the FID carryout can range from Fclk to Fclk/2^32. The value of FID is determined from:

 $FID (31:0) = [(fclk / fco)]$

Where fco is the desired frequency of the carryout, which in the previous example is 1/3 Hz and the fclk is and integer multiple of the sample frequency, say 65MHz. The resultant value for the FID would be (65MHz/1/3Hz) or 195e6. The programmed integer values for the FID are loaded 16 bits at a time into Control Words 2 and 3.

0x2, bits $15:0 = FID (31:16)$

0x3, bits $15:0 = FID (15:0)$

Loading 195e6 into the FID would result in 0x2, being 0x0b9f, and 0x3 being 0x76c0.

FIGURE 11. RE-SAMPLING NCO BLOCK DIAGRAM

Fixed Coefficient 11-TAP Interpolating Half-band

Following the post-FIR gain profile block is a fixed coefficient 11-tap interpolate by 2 Half-Band filter. The default mode is to bypass the filter with the setting of control word 0x0d, bit 9 enabling the filter. If bypassed, the data to the filter is zeroed which reduces power consumption. The halfband filter coefficients are:

3, 0, -25, 0, 150, 256, 150, 0, -25, 0, 3

The output of this filter is rounded to 20-bits. The output is checked for saturation and limited if necessary. The data exits the halfband filter as a parallel I<20:0> and Q<20:0> data stream at the rate of fs*IP*2. Figure [12](#page-12-1) shows the frequency response of the Half-Band filter.

Interpolation Filter

The shaped sample data is input to the interpolating filter at the interpolation rate. The Interpolator filter resamples the shaped I and Q data to establish the final output sample rate of the channel. The output sample rate is always the clock rate. The Interpolator uses the fine phase values from the Symbol Rate NCO to compute the fine interpolated samples at the clock rate. The number of interpolated samples is set by the following ratio: $n_{IS} = f_{CLK} / f_S / IP$.

The nulls in the interpolation filter frequency response align with the interpolation images of the shaping filter. The impulse response of the Interpolation filter is shown in Figures [13A](#page-12-2) through [13C](#page-13-0) for varying interpolation ratios.

FIGURE 12. HALF BAND FILTER RESPONSE

FIGURE 13B. INTERPOLATION FILTER IMPULSE RESPONSE L = 16; FOUT = 4096

FIGURE 13C. INTERPOLATION FILTER IMPULSE RESPONSE L = 16; FOUT = 4096

Carrier NCO

Following the interpolating filter section, the samples are modulated onto a carrier signal via a complex multiply operation. The Carrier NCO provides the quadrature local oscillator references to the complex mixer.

The NCO has provisions for programming the frequency and phase offset. The NCO has a 32 bit frequency control providing sub-hertz resolution at the maximum clock rate. The carrier NCO phase accumulator feedback can be preset to synchronize multiple channels. The carrier NCO has a 32-bit 2ís complement programmable frequency increment value which can range from -2^{31} to $\sim 2^{31}$ for a NCO output range of -f_{CLK}/2 to ~f_{CLK}/2. For f_{CLK} = 104MHz, the frequency will range from -52MHz to +52MHz.

The maximum error is $104MHz/(2^{32}) = 0.0242Hz$. The carrier frequency can be calculated from the value loaded into Control Address 0x8 and 0x9 by:

$$
F_{CARRIER} = CR(31:0) \times f_{CLK} \times 2^{-32}
$$
 (EQ. 5)

where CR(31:0) is the 32-bit frequency control word which can range from -2^{31} to -2^{31} for a NCO output range of $-f_{\text{CLK}}/2$ to $-f_{\text{CLK}}/2$. f_{CLK} is the CLK frequency.

This NCO frequency range allows for spectral inversion. Given a desired carrier frequency, the value for CR(31:0) loaded into the part can be calculated by:

$$
CR(31:0) = INT[F_{C}/f_{CLK} * 2^{32}]
$$
 (EQ. 6)

where INT[X] is the integer part of the real number X.

The vector rotation can also be controlled by the sign of the CF value. When CF is a positive value a counterclockwise vector rotation is produced. When CF is a negative value a clockwise vector rotation is produced.

The carrier frequency is loaded 16 bits at a time into Control Words 8 and 9.

0x8, bits $15:0 = CF(31:16)$ 0x9, bits $15:0 = CF(15:0)$

The 16-bit carrier phase offset initializes the most-significant 16-bits of the phase accumulator. The least significant 16 bits of the phase accumulator are cleared. Given a desired carrier phase offset, the value CO(31:0) can be calculated by the following equation.

$$
CO(31:0) = INT \left[\frac{(PhaseOffset)^{\circ}}{360^{\circ}} \times 2^{32} \right]
$$
 (EQ. 7)

The carrier phase offset is loaded into Control Word 0x7. Control Word 7 $(15:0) = CO(31:16)$.

Complex Mixer

The complex mixer multiplies the sin/cos terms generated by the carrier NCO sin/cos generator with the I and Q interpolated sample data. The mixers can be bypassed by programming the carrier frequency to zero. This action sets the sin/cos terms generated by the carrier NCO to 0 and 1 respectively. The block diagram of the Carrier NCO/Complex Mixer is shown in Figure [14](#page-13-1).

FIGURE 14. VECTOR MODULATOR/MIXER BLOCK DIAGRAM

The resulting complex output is given by the following equations.

Re mixer (20:0) = $I(20:0)$ * cos(18:0) - Q(20:0) * sin(18:0) Im mixer (20:0) = Q(20:0) * cos(18:0) + I(20:0) * sin(18:0)

(Vector weighting for block diagram)

 $1(20:0) = 2¹$.. $2⁻¹⁹$ Q (20:0) = $2^1... 2^{-19}$ sin (18:0) = 2⁰... 2⁻¹⁸ cos (18:0) = 2⁰... 2⁻¹⁸ Re mixer(20:0) = 2¹... 2⁻¹⁹ Im mixer(20:0) = 2^1 ... 2^{-19}

Output Processing

Output processing sums the modulated output of each channel to provide multi-carrier outputs. There are four 4-channel summers, which combined with the outputs IOUT, QOUT, and bidirectional outputs IIN and QIN can be configured by the user to support eight output modes. The output mode is determined by Device Control 0x78 bits 9:8 and Main Control 0xc, bit 7.

Output Modes

Cascade Mode: In this mode IIN<19:0> and QIN<19:0> are configured as inputs for the real and imaginary cascade inputs. This is the only mode where IIN and QIN are configured as inputs.

The cascade input allows for more than four multi-channel transmissions by summing the complex modulated signals from other device's with the four channel summer. A cascade chain of four devices allows up to sixteen carriers. Each device delays it's 4-channel summation to align with the cascade in from the previous device. Device Control 0x78 bits 2:1, Cascade delay <1:0>, identifies the position in the cascade chain to select the appropriate delay. Device Control 0x78, bit 3, Cascade input enable, zeroes the cascade-in data when the port is not in use. The output of the summation is saturated to prevent roll-over.

Real: Real data is output on IIN, QIN, IOUT, and QOUT.

Imag: Imaginary data is output on IIN, QIN, IOUT, and QOUT.

Muxed I/Q: The output data alternates between real and imaginary on clock time boundaries. The output signal ISTRB is asserted when the output data is real. The ISTRB is enabled by Device Control 0x78, bit 5. In this mode, the I/Q samples are decimated by two. This is the only mode in which the output data is decimated.

NOTE: When in Muxed I/Q mode the output order is I then Q.

Muxed I/Q at 2x rate: The output data alternates between real and imaginary within a clock time boundary. The output data is real when the clock is high, and imaginary when the clock is low. All I/Q samples are output, and there is no decimation of the output stream. Care should be utilized to ensure sufficient set-up time is achieved for the downstream device in the application, as data is alternating I then Q between clock boundaries.

Complex out 1: In this mode, complex data is output on IIN and QIN, while real data is output on IOUT and QOUT.

Complex out 2: In this mode, real data is output on IIN and QIN, while complex data is output on IOUT and QOUT.

Complex out 3: In this mode, complex data is output on IIN and QIN and complex data is output on IOUT and QOUT.

TABLE 7. OUTPUT MODES

NOTE: re CASout is re SUM1 + re CASinput, im CASout is im SUM1 + im CAS in.

TABLE 8. INPUT/OUTPUT MODES

4-Channel Summers

Cascade Input

When in the complex cascade mode the 4-channel summer re 1 and im 1 are summed with the real and imaginary cascade inputs. The cascade input allows for more than four multi-channel transmissions by summing the complex modulated signals from other device's. A cascade chain of four devices allows up to sixteen carriers. Figure [15](#page-15-0) illustrates cascading multiple devices. Each device delays it's 4-channel summation to align with the cascade in from the previous device. Device Control 0x78, bits 2:1 identifies the position in the cascade chain. Device Control 0x78, bit 3 zeroes the cascade-in data when the port is not in use. The output of the summation is saturated to prevent roll-over.

FIGURE 15. CASCADED QPUCs

FIGURE 16. CASCADE INPUT BLOCK DIAGRAM † ALL REGISTERS ARE CLOCKED AT CLK

Output Formatter

 The output can be formatted in either twos complement or offset binary. The OFFBIN pin is used to select the output format. The output ranges from 0x8001 to 0x7FFF for twoís complement and from 0x0001 - 0xFFFF for offset binary.

Microprocessor Interface

NOTE: See Appendix A, Errata Sheet

The microprocessor interface allows the QPUC to appear as a memory mapped peripheral to the μ P. Configuration data, I/Q sample data and RAM data can be accessed through this interface. The interface consists of a 16 bit bidirectional data bus, P<15:0>, seven bit address bus, A<6:0>, a write strobe (\overline{WR}), a read strobe (\overline{RD}) and a chip enable (\overline{CE}). Two μ P interface modes are supported through the input pin RDMODE. When low the device is configured for separate read and write strobe inputs. When high the device is configured for a common Read/Write and data strobe inputs. This mode redefines RD into Read/Write Strobe and WR into Data Strobe.

The address space is partitioned into five directly accessible regions, one for top control and one for each of the four channels. The Device Control space allows for configuration parameters that effect the entire device, cascade, output modes, and routing. The channel space allows for configuration parameters and sample data.

The master registers for the configuration data and I/Q sample data are located in these areas. There is a master

register and slave register pair for each configuration parameter and I/Q sample. The slave register for the I/Q samples is the first location of the FIFO. The master registers are clocked by the μ P write strobe, are writable and cleared by a hard reset. The slave registers are clocked by device clock, are readable and cleared by either a hard or soft reset. The transfer of configuration data from the master register to the slave register can occur synchronously after an event or immediately after a four clock synchronization period.

Indirect addressing is used to access the gain profile RAM, the I coefficients RAM and the Q coefficients RAM. This type of access relies on loading the RAM data into direct address 0x14 and the RAM address into direct address 0x15. After a four clock synchronization period of the decoded address 0x15, the contents of the RAM data register is moved to the address pointed to by the RAM address register. The μ P can perform back-to-back accesses to the RAM data register and RAM address register, but must maintain four f_{CLK} periods between accesses to the same address. This limits the maximum μ P access rate for the RAM to 104MHz/4 = 26MHz. The RAM address register defines a 16-bit address space that is partitioned into pages of 256 words by indirect address <9:8>. Indirect address<15> determines the access type, $1 = read$; $0 = write$.

The address map and bit field details for the microprocessor interface is shown in the Tables 10-47. The procedures for reading and writing to this interface are provided below.

Microprocessor Read/Write Procedure

The QPUC offers the microprocessor read/write access to all of the configuration working registers, the gain profile RAM, the I coefficients RAM and the Q coefficients RAM. RDMODE determines the read/write mode for the microprocessor interface as detailed in the pin description table. The following examples have RDMODE set low, which configures the interface for separate RD and WR strobes.

Configuration Read/Write Procedure

Write Access to the Configuration Master Registers

Perform a direct write to the configuration master registers by setting up the address A<6:0>, data P<15:0>, and generating WR strobe. The overall configuration loading sequence is as shown. The order of writing to the device should be maintained as:

- 1. Write the Main Control register 0x0c. 0x9000 sets the immediate update and microprocessor hold bits.
- 2. Write Device Control 0x78, bit 0 to set the broadcast bit if writing to multiple channels. Set to 0 when writing to a single channel.
- 3. Write all remaining registers sequentially.
- 4. Load all filter and gain coefficients.
- 5. Repeat steps 2-4 for all channels.
- 6. Write control word 0x0c to the final configuration values.

FIGURE 17. CONFIGURATION WRITE TRANSFER

Read Access to the Configuration Slave Registers

1. Perform a direct read of a configuration register by dropping the RD line low to transfer data from the register selected by A<6:0> onto the data bus P<15:0>.

I/Q Sample Read/Write Procedure

Write Access to the I/Q Sample Master Registers

- 2. Enable the parallel input format by clearing bit 15 of the Serial control register, 0x11.
- 3. Perform a direct write to Control word 1 by setting up the address A<6:0>, data P<15:0>, and generating a rising edge on WR.
- 4. Perform a direct write to Control word 0 by setting up the address A<6:0>, data P<15:0>, and generating a rising edge on WR. A write strobe transfers the contents of the I/Q master registers to the first location of the FIFO.
- 5. Wait 4 clock cycles before performing the next write to the Q data master register.

Read Access to the I/Q Sample Slave Registers

1. Perform a direct read of the I slave register by dropping the RD line low to transfer data from the slave register selected by A<6:0> onto the data bus P<15:0>.

Gain Profile RAM Read/Write Procedure

Write Access to the Gain Profile RAM

- 1. Enable the gain profile hold mode by setting bit 14 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14.
- 3. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address[15] =0).
- 4. Wait 4 clock cycles before performing the next write to the RAM data register.
- 5. Repeat steps 2-4.
- 6. Return gain control back to the channel by disabling the gain profile hold 0x0c, bit 14.

Read Access to the Gain Profile

- 1. Enable the gain profile hold mode by setting bit 14 of the Main Control register 0x0c.
- 2. Load the RAM read address and 0x8000 to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1, Indirect $address[9:8] ='00'$.
- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
- 4. Repeat steps 2-3.
- 5. Return gain control back to the channel by disabling the gain profile hold 0x0c, bit 14.

Coefficients RAM Read/Write Procedure (16-bit 2's Complement Format)

The RAM address used for the I and Q coefficient RAM depends on the filter. Indirect page 3 is used when the coefficients are equal. When the coefficients are not equal indirect page 1 is used.

Write Access to the Coefficient RAMs When I Not Equal Q

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14 with the Q coefficient.
- 3. Load the RAM data to location 0x14 with the I coefficient.
- 4. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address[15] =0, Indirect address $[9:8] = 01$ [']).
- 5. Wait 4 clock cycles before performing the next write to the RAM data register.
- 6. Repeat steps 2-5.
- 7. Return RAM control back to the channel by disabling the uP hold mode.

Write Access to the Coefficient RAMs When I Equal Q

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14 with the coefficient.
- 3. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address[15] =0, Indirect address $[9:8] = 11$ [']).
- 4. Wait 4 clock cycles before performing the next write to the RAM data register.
- 5. Repeat steps 2-4.
- 6. Return RAM control back to the channel by disabling the µP hold mode.

Read Access to the I Coefficient RAM

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM read address and 0x8100 to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1, Indirect $address[9:8] = 01'$.
- 3. Wait 4 clock cycles before performing the next write to the Ram address register.
- 4. Repeat steps 2-3.
- 5. Return RAM control back to the channel by disabling the µP hold mode.

Read Access to the Q Coefficient RAM

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM read address and 0x8200 to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1, Indirect $address[9:8] ='10'$.
- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
- 4. After all data has been loaded, return RAM control back to the channel by disabling the μ P hold mode.

Coefficients RAM Read/Write Procedure (24-bit Floating Point Format)

The 24-bit floating point mode must be enabled by setting bit 12 of control word 0x17. The I and Q coefficients must be loaded separately in this mode.

Write access to the Coefficient RAMs

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c and bit 12 of the Test Control register 0x17.
- 2. Load the RAM data to location 0x14 with the iCoef<3:0>, iShift<3:0>, qCoef<3:0>, qShift<3:0>.
- 3. Load the RAM data to location 0x14 with the qCoef<19:4>.
- 4. Load the RAM data to location 0x14 with the iCoef<19:4>.
- 5. Load the RAM write address to location 0x15. A write strobe transfers the contents of the three previously loaded registers at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address $[15] = 0$, Indirect address $[9:8] = 01$ ^{*}).
- 6. Wait 4 clock cycles before performing the next write to the RAM data register.
- 7. Repeat steps 2-6.
- 8. Return RAM control back to the channel by disabling the μ P hold mode.

Read Access to the Coefficient RAM

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c and bit 12 of the Test Control register 0x17.
- 2. Load the RAM read address and 0x8X00 to location 0x15. Three read strobes are required to transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. Indirect address[15] =1, Indirect address[9:8] = $'01'$, reads back the iCoef value, Indirect address[15] =1, Indirect address[9:8] $=$ 10', reads back the qCoef value, Indirect address[15] = 1, Indirect address $[9:8] = 11$ ['], reads back the iCoef<3:0>, iShift<3:0>, qCoef<3:0>, qShift<3:0> value.
- 3. Wait 4 clock cycles between all of the above writes before performing the next write to the Ram address register.
- 4. Repeat steps 2-3.
- 5. Return RAM control back to the channel by disabling the µP hold mode.

Channel Status

The present status of the channel is latched by the single channel μ P interface into the Status 0x16 register bits 11:0. These bits represent the channel flushed, FIR and FIFO overflow/underflow, FIFO read address, and FIFO almost and empty flags. 0x16 bits 10:7 and bit 3 are or'ed and latched into the Device Top Control 0x7e. The bits in 0x7e represent the fault status of each channel and the saturation status of each summer. The detection of a FIFO overflow puts the channel in the off-line mode, unless disabled by assertion of 0x0c, bit 1. The off-line function takes the channel off-line by forcing the FIFO read address to '000', which forces 0 data out of the FIFO. The channel flushed status bit in control word 0x16, may be monitored to find out when the zeroes have propagated through the entire channel pipeline chain. The channel flushed status is asserted 24 sample clocks after entering the off-line mode. Once a channel fault is latched into the Top control 0x7e, 15:12 a write to this location is required to clear the faulted status.

Reset

There are two types of resets, a hard reset and a soft reset. A hard reset can occur by asserting the input pin RESET, or by the μ P issuing a reset command to the top control register 0x7F, bit 1. A hard reset affects the entire device, leaving the QPUC in an idle state awaiting configuration. This type of reset returns the master and slave registers to their default values, clears the FIFO pointer, the NCO accumulators, the RAM pointers, and zeroes the data RAM. The data RAM locations are written with a zero value immediately after the reset is deasserted.

A soft reset occurs by the μ P issuing a reset command to the channel's immediate action control register 0xF, bit 1. A soft reset is similar to the hard reset but does not clear the master registers and its action is limited only to that channel. A soft reset leaves the channel in an idle state, awaiting an update to begin processing.

Update Control

There are several mechanisms for updating slave registers from the master registers. If hardware UPDX and TXENX will be used the following control bits should be programmed:

- 1. Main control register 0x0c bit 5 must be set to 1 to enable hardware TXENX and UPDX.
- 2. Serial control register 0x11 bits 7:6 should be programmed to configure which TXENX a channel will respond to.
- 3. Serial control register 0x11 bits 5:4 should be programmed to configure which UPDX a channel will respond to.
- 4. Update Mask control register 0x0e bits 10:1 should be set to configure which slave registers will be updated from their corresponding master registers upon a nonimmediate channel update. Those registers with their update mask bit set to 1 are enabled registers.

The 6 update mechanisms that are described below cause the slave registers to be updated from the contents of the corresponding master register.

- 1. Immediate Update Set bit 15 of cword 0x0c to a 1 to implement this mode. In immediate update mode, the slave register is updated 4 CLKS after the master register is written (update mask register is ignored).
- 2. Hardware Update If the channel hardware update is enabled, upon assertion of UPDX, the enabled slave registers are updated.
- 3. Software Update Upon assertion of a channel software update (bit 0 of control register 0x0f), the enabled slave registers are updated.
- 4. External Hardware TXENX Assertion If the channel hardware txEnable is enabled, upon assertion of TXENX, the enabled slave registers are updated.
- 5. Internal Hardware TXENX Assertion If the internal hardware txEnable function is enabled (bit 5 of cword 0x0c), upon assertion of the internal TXENX (kicked off

by either type of dynamic channel update as described in items 3 and 4 above), the enabled slave registers are updated.

6. Software TXENX Assertion - Upon assertion of a channel software TXENX (bit 0 of cword 0x0c), the enabled slave registers are updated.

Starting Sequence

Channel processing begins when the slave register of the sample frequency and the interpolation phase are updated with a non-zero value. The sample rate NCO provides the timing strobes that drive the channel processing logic.

The starting sequence can be applied to one channel, multiple channels, and multiple devices.

When starting multiple channels through a software update, a broadcast write, to an immediate action register in the channel address space asserts an update strobe.

When starting multiple QPUCs through a software update, a write to the top control immediate action register, 0x78, bit 15 asserts the SYNCO pin. The first chip acts as a master and is tied to an UPDX pin of the remaining chips.

A delayed starting sequence of a channel can be realized by taking advantage of the On line mode defined in Main control (0xc, bit 6). The On line mode allows μ P access to the RAM's and allows the NCO's to operate normally but inhibits processing by forcing the FIFO data to zero.

JTAG and Built in Self Test

JTAG: The IEEE 1149.1 Joint Test Action Group boundary scan standard operational codes shown in Table 9 are supported. A separate application note is available with implementation details and the BSDL file is available.

Self test is initiated by resetting the part and then loading a given configuration register set, filter coefficient set, and gain profile ramp. Control word 0x78, bit 14 should be set to 1 to enter the self test mode. Upon assertion of a channel 0 update anded with updateMask bit 15, the device will begin computing a signature which may then be read back from control word 0x7d, bits <14:3>. Control word 0x7d, bit 15 reflects the validity (completion) of the test. This bit will be cleared upon assertion of the 0x78, bit 14 test mode bit or upon assertion of the channel 0 update and will be set to 1 upon completion of the test.

Power-up Sequencing

The ISL5217 core and I/O blocks are isolated by structures which may become forward biased if the supply voltages are not at specified levels. During the power-up and power-down operations, differences in the starting point and ramp rates of the two supplies may cause current to flow in the isolation structures which, when prolonged and excessive, can reduce the usable life of the device. In general, the most preferred case would be to power-up or down the core and I/O structures simultaneously. However, it is also safe to power-up the core prior to the I/O block if simultaneous application of the supplies is not possible. In this case, the I/O voltage should be applied within 10 ms to 100 ms nominally to preserve component reliability. Bringing the core and I/O supplies to their respective regulation levels in a maximum time frame of a 100 ms, moderates the stresses placed on both the power supply and the ISL5217. When powering down, simultaneous removal is preferred, but It is also safe to remove the I/O supply prior to the core supply. If the core power is removed first, the I/O supply should also be removed within 10-100mS.

Absolute Maximum Ratings **Thermal Information**

Operating Conditions

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the *device at these or any other conditions above those indicated in the operational sections of this specification is not implied.* NOTES:

- 1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 2. Single supply operation of both the core VCCC and I/O VCCIO at 2.5V is allowed. Degradation of the I/O timing should be expected.
- 3. Tie 196CABGA package rows F, G, H, and J pins 6-9 to heat sink or ground to ensure maximum device heat dissipation.

DC Electrical Specifications $V_{CCC} = 2.5 \pm 5\%$, $V_{CCIO} = 3.3 \pm 5\%$, $T_A = -40\degree$ C to 85 \degree C

NOTES:

4. Power Supply current is proportional to operation frequency. Typical rating for I_{CCOP} is 7mA/MHz.

5. Capacitance $T_A = 25^{\circ}\text{C}$, controlled via design or process parameters and not directly tested. Characterized upon initial design and at major process or design changes.

AC Electrical Specifications $V_{CCC} = 2.5 \pm 5\%$, $V_{CCIO} = 3.3 \pm 5\%$, $T_A = -40\degree$ C to 85 \degree C (Note 6)

AC Electrical Specifications $V_{CCC} = 2.5 \pm 5\%$, $V_{CCIO} = 3.3 \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to 85^oC (Note 6) (Continued)

NOTES:

6. AC tests performed with $C_L = 70pF$. Input reference level for CLK is 1.5V, all other inputs 1.5V.

Test $V_{IH} = 3.0V$, $V_{IHC} = 3.0V$, $V_{IL} = 0V$, $V_{OL} = 1.5V$, $V_{OH} = 1.5V$.

7. Controlled via design or process parameters and not directly tested. Characterized upon initial design and at major process or design changes.

AC Test Load Circuit

Waveforms

FIGURE 19. CLOCK AND RESET TIMING FIGURE 20. SERIAL INTERFACE RELATIVE TIMING

Waveforms **(Continued)**

FIGURE 23. MUXED IQ AT 2X OUTPUT TIMING **FIGURE 24. SCLKX OUTPUT TIMING IN 1X MODE**

FIGURE 25. MICROPROCESSOR WRITE TIMING (RDMODE = 0) FIGURE 26. MICROPROCESSOR WRITE TIMING (RDMODE = 1)

Waveforms **(Continued)**

FIGURE 27. MICROPROCESSOR READ TIMING (RDMODE = 0) FIGURE 28. MICROPROCESSOR READ TIMING (RDMODE = 1)

Programming Information

NOTES:

8. Consecutive accesses to the same address require a 4 clock synchronized update to occur before beginning the next accesses.

9. Different direct address locations can be accessed without having to wait for a 4 clock synchronized update to occur.

10. All configuration registers have a master/slave architecture. The master registers are clocked by WR. The slave registers are clocked by CLK.

11. The master registers are writable and cleared by a hard reset. All master registers are located in the SC μ P block.

12. The slave registers are readable and cleared by either a hard or soft reset. Refer to the table to determine location of slave registers.

13. Partition indirect address space into pages of 256 words.

14. Decode indirect address <9:8> to determine page, (3 used).

15. Indirect address<14:10> are not used.

16. Indirect address<15> determines access type. 1=read; 0=write.

Device Control Registers

TABLE 11. DEVICE CONTROL REGISTER MAP

TABLE 12. BIST and DEVICE REVISION

NOTE: Bits listed as reserved should be set to 0 for backwards compatibility.

TABLE 13. DEVICE STATUS

NOTES:

17. Channel summary fault is the logical or'ing of channel status <10:7,3>.

- 18. Clear fault by writing "1" to each summary fault bit (15:11).
- 19. Channel summary status is cleared as well as the Channel status word.
- 20. Output summary fault clears top status bits <9:0>.

TABLE 14. DEVICE IMMEDIATE ACTION

Single Channel Direct Control Registers

TABLE 15. SINGLE CHANNEL DIRECT REGISTER MAP

TABLE 16. I CHANNEL INPUT OR FM (15:0)

TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x00

TABLE 17. Q CHANNEL INPUT (15:0)

NOTE: Writing to the I channel input generates the update strobe to move the data into the IQ FIFO. Normal write order is Q then I.

TABLE 18. FIXED INTEGER DIVIDER, MSW

TABLE 19. FIXED INTEGER DIVIDER, LSW

TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x03

NOTE: Writing to the LSW generates the update strobe to load the slave configuration reg when in the immediate mode

TABLE 20. SAMPLE FREQUENCY (47:32) MSW

TABLE 21. SAMPLE FREQUENCY (31:16)

TABLE 22. SAMPLE FREQUENCY (15:0) LSW

NOTE: Writing to the LSW generates the update strobe to load the slave configuration reg when in the immediate mode.

TABLE 23. CARRIER PHASE OFFSET (15:0)

TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x07

TABLE 24. CARRIER FREQUENCY (31:16) MSW

TABLE 25. CARRIER FREQUENCY (15:0) LSW

NOTE: Writing to the LSW generates the update strobe to load the slave configuration reg when in the immediate mode

TABLE 26. GAIN

TABLE 27. GAIN PROFILE

TABLE 28. MAIN CONTROL

TABLE 29. FIR CONTROL

NOTES:

21. QASK mode data flow - FIFO -> shaping filter -> interpolating filter

22. FM post mode data flow - FIFO -> FM modulator -> shaping filter -> interpolating filter

23. FM pre mode data flow - FIFO -> shaping filter -> FM modulator -> interpolating filter

24. The Q FIFO is not used when in the FM mode.

TABLE 30. UPDATE MASK

TABLE 30. UPDATE MASK (Continued)

TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x0e

NOTES:

25. The mask register enables the slave registers to be updated from a hardware or software strobe.

- 26. The mask register is not used when μ P is updating a configuration slave register immediately.
- 27. There is no immediate update on the I strobe.
- 28. Update mask <1> only affects the top routing control nibble for this channel.

TABLE 31. IMMEDIATE ACTION

TABLE 32. POLARITY CONTROL

TABLE 33. SERIAL CONTROL (13:0)

TABLE 34. I - SERIAL TIME SLOT

TABLE 35. Q - SERIAL TIME SLOT

TABLE 35. Q - SERIAL TIME SLOT (Continued)

NOTES:

29. When in the QASK mode, the I and Q symbols will not be moved into the FIFO until both have been received.

30. When in the FM mode, the I symbol is moved to the FIFO after it has been shifted in.

31. The order of the I and Q symbols is based on the I and Q time slot values.

TABLE 36. RAM DATA (15:0)

TABLE 37. RAM ADDRESS (15:0)

TABLE 38. STATUS (15:0)

NOTES:

32. Status bits <10:7,3> are or'ed and latched by the Top μ P interface.

33. Status bits <11:0> are latched by the single channel μ P interface.

34. The status register is cleared by writing to the Top status register.

35. Detection of FIFO overflow puts the channel in the off-line mode.

36. The Channel flushed status is be asserted 24 sample clocks after entering the off-line mode.

Single Channel Indirect Registers

TABLE 39. SINGLE CHANNEL INDIRECT REGISTER MAP

TABLE 40. GAIN PROFILE (15:0)

NOTES:

1. The contents of the last used location must be 0x800, (specified by the gain profile length).

Write access to the Gain Profile RAM:

- 1. Enable the gain profile hold mode by setting bit 14 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14.
- 3. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address[15] =0).
- 4. Wait 4 clock cycles before performing the next write to the RAM data register.
- 5. Repeat steps 2-4.
- 6. Return gain control back to the channel by disabling the gain profile hold 0x0c, bit 14.

Read access to the Gain Profile:

- 1. Enable the gain profile hold mode by setting bit 14 of the Main Control register 0x0c.
- 2. Load the RAM read address and 0x8000 to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location $0x15$ onto the read bus. (Indirect address[15] =1, Indirect address[9:8] ='00').
- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
- 4. Repeat steps 2-3.
- 5. Return gain control back to the channel by disabling the gain profile hold 0x0c, bit 14.

TABLE 41. I AND Q CHANNEL COEFFICIENTS (15:0)

NOTES:

Coefficients RAM Read/Write Procedure (16-bit 2ís complement format)

Write access to the Coefficient RAMs when I not equal Q:

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14 with the Q coefficient
- 3. Load the RAM data to location 0x14 with the I coefficient
- 4. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location $0x15$. (Indirect address[15] =0, Indirect address[9:8]= $"01"$).
- 5. Wait 4 clock cycles before performing the next write to the RAM data register.
- 6. Repeat steps 2-5.

7. Return RAM control back to the channel by disabling the μ P hold mode.

- **Read** access to the I Coefficient RAM:
	- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
	- 2. Load the RAM read address to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1, Indirect address[9:8]="01").
	- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
	- 4. Repeat steps 2-3.
	- 5. Return RAM control back to the channel by disabling the μ P hold mode.
- **Read** access to the Q Coefficient RAM:
	- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
	- 2. Load the RAM read address to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1, Indirect address[9:8] = 10 ′).
	- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
	- 4. After all data has been loaded, return RAM control back to the channel by disabling the μ P hold mode

Coefficients RAM Read/Write Procedure (24-bit floating point format)

Write access to the Coefficient RAMs:

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14 with the iCoef<3:0>, iShift<3:0>, qCoef<3:0>, qShift<3:0>.
- 3. Load the RAM data to location 0x14 with the qCoef<19:4>.
- 4. Load the RAM data to location 0x14 with the iCoef<19:4>.
- 5. Load the RAM write address to location 0x15. A write strobe transfers the contents of the three previously loaded registers at location 0x14 into the RAM location specified by the contents of the register at location 0x15. (Indirect address[15] =0, Indirect address[9:8] ='01').
- 6. Wait 4 clock cycles before performing the next write to the RAM data register.
- 7. Repeat steps 2-6.
- 8. Return RAM control back to the channel by disabling the μ P hold mode.
- **Read** access to the Coefficient RAM:
	- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
	- 2. Load the RAM read address to location 0x15. Three read strobes are required to transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. Indirect address[15] =1, Indirect address[9:8] ='01', reads back the iCoef value, Indirect address[15] =1, Indirect address[9:8] ='10', reads back the qCoef value, Indirect address[15] =1, Indirect address[9:8] ='11', reads back the iCoef<3:0>, iShift<3:0>, qCoef<3:0>, qShift<3:0> value.
	- 3. Wait 4 clock cycles between all of the above writes before performing the next write to the Ram address register.
	- 4. Repeat steps 2-3.
	- 5. Return RAM control back to the channel by disabling the μ P hold mode.

TABLE 42. I AND Q CHANNEL COEFFICIENTS (15:0)

Coefficients RAM Read/Write Procedure (2ís complement format only)

Write access to the Coefficient RAMs when I equal Q:

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the RAM data to location 0x14 with the coefficient.
- 3. Load the RAM write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the RAM location specified by the contents of the register at location $0x15$. (Indirect address[15] =0, Indirect address[9:8]="11").
- 4. Wait 4 clock cycles before performing the next write to the RAM data register.
- 5. Repeat steps 2-4.

6. Return RAM control back to the channel by disabling the μ P hold mode.

Read access to the Q Coefficient RAM:

1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.

- 2. Load the RAM read address to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location $0x15$ onto the read bus. (Indirect address[15] =1, Indirect address[9:8]= 711 ").
- 3. Wait 4 clock cycles before performing the next write to the RAM address register.
- 4. After all data has been loaded, return RAM control back to the channel by disabling the μ P hold mode.

TABLE 43. TXENX CONTROL

NOTES:

FSRMode affects what is output on the channel FSRX pin, but only if TXENX control, control word 0x0c, bit 11 is set to one. The FSRMode<1:0> is defined as:

00 No change to FSRX output.

01 No change to FSRX output.

10 FSR = internal channel UPDX.

11 FSR = internal channel TXENX. TXENX SIB control (0x0c, bit 3) must be set when FSRMode 11 is utilized, otherwise a TXENX glitch will be observed on the rising edge of TXENX.

To start the TXENX cycle function following a reset, the user must provide a normal channel update via one of the 2 possible update mechanisms (software or hardware). An update also resets all of the TXENX counters and starts the device up in cycle 0 with TXENX high.

Write access to the TXENX cycle controls:

- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the data to location 0x14.
- 3. Load the indirect write address to location 0x15. A write strobe transfers the contents of the register at location 0x14 into the location specified by the contents of the register at location 0x15. (Indirect address[15] =0).
- 4. Assert the write strobe again to update the configuration register.
- 5. Wait 4 clock cycles before performing the next write to the data register.

6. Repeat steps 2-5.

7. Return control back to the channel by disabling the μ P hold mode.

Read access to the TXENX cycle controls:

- Care should be utilized to only read registers back immediately after writing since loading indirect addr 0x15 with 040X causes 0x040X to get loaded with indirect register 0x14's contents.
- 1. Enable the μ P hold mode by setting bit 12 of the Main Control register 0x0c.
- 2. Load the read address to location 0x15. A read strobe transfers the contents of the RAM location specified by the contents of the register at location 0x15 onto the read bus. (Indirect address[15] =1).
- 3. Wait 4 clock cycles before performing the next write to the address register.
- 4. Return control back to the channel by disabling the μ P hold mode.

Miscellaneous Control Registers

TABLE 44. TEST CONTROL (15:0)

NOTE: Test controls (10:7) are valid for Channel 0 only. They are not used and cleared to zero in channels 1-3.

TABLE 45. DEVICE CONTROL

NOTES:

37. There is also a complex output mode available for 4-ch summers 1 and 3 when the cascade feature is not required. This is accomplished by setting the output mode to 0x01 in the top control register and selecting the complex output mode in the main control register of channel 0 or channel 2. This mode allows I and Q data to be clocked out in parallel at the full rate. Refer to the Main Control register for further detail.

38. The cascade input of the first device in a cascade chain must be disabled.

TABLE 46. DEVICE OUTPUT ROUTING

TABLE 46. DEVICE OUTPUT ROUTING (Continued)

NOTE:

39. $X =$ Channel routed to output and can be enabled. Enable = 1, disable = 0.

TABLE 47. DEVICE OUTPUT ROUTING CONTROL SUMMARY

TABLE 48. OUTPUT MODES

TABLE 49. COEFFICIENT ADDRESSES

TABLE 50. REVISION HISTORY

Appendix A -- Errata Sheet

Microprocessor Interface Issue

A Chip Select (CS) operational issue has been identified and isolated to the design of the pad input circuitry in the write (WR) input cell. Under certain conditions, the combinational logic contained in the pads allows an internal chip rising edge write (\overline{WR} To Core) signal to occur when the external \overline{WR} pin is high and the \overline{CS} pin is transitioned from the inactive high state to the active low state. The combinational logic contained in the pads is functionally shown in Figure 29.

If after a completed write cycle to the chip, the \overline{WR} is again asserted low while \overline{CS} is inactive high, as would happen if a write to another device on the bus occurs, the state of the control logic in the chip is changed such that the next time $\overline{\text{CS}}$ is asserted low and $\overline{\text{WR}}$ is inactive high, as would happen at the start of a chip read cycle, an internal $\overline{\text{WR}}$ To Core strobe will be generated and the chip register corresponding to the state of the address bus at the time of the falling edge of \overline{CS} will be inadvertently loaded with the data present on the data bus P<15:0>.

Work Arounds

The recommended work around for the device is to place the status register address (0x016) or any unused address on the A<6:0>address bus prior to enabling the device with the $\overline{\text{CS}}$ line. The excess write will then either clear the device's status register or perform a "dummy" write to an unused address space as the chip is enabled. Care should be utilized when enabling the $\overline{\text{CS}}$ such that the dummy address remains on the bus until any \overline{CS} decoding bounces are complete.

Alternatively, if system considerations allow, on read operations the WR could be placed in the active low state prior to $\overline{\text{CS}}$ being asserted active low per Figure 30. This would be enveloping the \overline{CS} signal with the \overline{WR} signal, thus preventing the extra write from occurring on the falling edge of $\overline{\text{CS}}$. Similarly during a write cycle, the $\overline{\text{WR}}$ could be placed in the active low state prior to $\overline{\text{CS}}$ being asserted active low per Figure 31, with the write occurring on the rising edge of WR.

These work arounds will prevent the occurrence of an uncontrolled write when $\overline{\text{CS}}$ is asserted low and prevent the alteration of operational register contents.

Future Revisions

Hardware solutions to correct this undesired write have been reviewed, and the design may be modified to prevent this occurrence in future versions of the devices. Any such changes will be backwards compatible to the existing device, such that the recommended work-arounds will not affect the operation of the device in existing designs.

FIGURE 29. CS SIMPLIFIED SCHEMATIC

JTAG Testing

The bi-directional type pins cannot be used as inputs in EXTEST mode, however they do work in SAMPLE mode.

Work Arounds

The test vectors should be written such that the bi-directional pins are used only as outputs, with the device on the other end of the line used as the input. Alternatively, the test vectors can be written such that SAMPLE mode is used when treating the bi-directional pins as inputs.

V196.15x15 196 BALL PLASTIC BALL GRID ARRAY PACKAGE

NOTES:

- 1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. "MD" and "ME" are the maximum ball matrix size for the "D" and "E" dimensions, respectively.
- 4. "N" is the maximum number of balls for the specific array size.
- 5. Primary datum C and seating plane are defined by the spherical crowns of the contact balls.
- 6. Dimension "A" includes standoff height "A1", package body thickness and lid or cap height "A2".
- 7. Dimension "b" is measured at the maximum ball diameter, parallel to the primary datum C.
- 8. Pin "A1" is marked on the top and bottom sides adjacent to A1.
- 9. "S" is measured with respect to datum's A and B and defines the position of the solder balls nearest to package centerlines. When there is an even number of balls in the outer row the value is " $S'' = e/2$.

© Copyright Intersil Americas LLC 2003-2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

