# NUP1301ML3T1G, SZNUP1301ML3T1G

# Low Capacitance Diode Array for ESD Protection in a Single Data Line

NUP1301ML3T1G is a MicroIntegration device designed to provide protection for sensitive components from possible harmful electrical transients; for example, ESD (electrostatic discharge).

## Features

- Low Capacitance (0.9 pF Maximum)
- Single Package Integration Design
- Provides ESD Protection for JEDEC Standards JESD22 Machine Model = Class C
- Human Body Model = Class 3BProtection for IEC61000-4-2 (Level 4)

8.0 kV (Contact) 15 kV (Air)

- Ensures Data Line Speed and Integrity
- Fewer Components and Less Board Space
- Direct the Transient to Either Positive Side or to the Ground
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- Pb-Free Package is Available

## Applications

- T1/E1 Secondary IC Protection
- T3/E3 Secondary IC Protection
- HDSL, IDSL Secondary IC Protection
- Video Line Protection
- Microcontroller Input Protection
- Base Stations
- I<sup>2</sup>C Bus Protection




# **ON Semiconductor®**

www.onsemi.com



CASE 318 STYLE 11



## MARKING DIAGRAM



53 = Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUP1301ML3T1G	SOT-23 (Pb-Free)	3,000 / Tape & Reel
SZNUP1301ML3T1G	SOT-23 (Pb-Free)	3,000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NUP1301ML3T1G, SZNUP1301ML3T1G

#### **MAXIMUM RATINGS** (Each Diode) ( $T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Reverse Voltage	V <sub>R</sub>	70	Vdc
Forward Current	١ <sub>F</sub>	215	mAdc
Peak Forward Surge Current	I <sub>FM(surge)</sub>	500	mAdc
Repetitive Peak Reverse Voltage	V <sub>RRM</sub>	70	V
Average Rectified Forward Current (Note 1) (averaged over any 20 ms period)	I <sub>F(AV)</sub>	715	mA
Repetitive Peak Forward Current	I <sub>FRM</sub>	450	mA
Non-Repetitive Peak Forward Current $t = 1.0 \ \mu s$ $t = 1.0 \ ms$ $t = 1.0 \ S$	IFSM	2.0 1.0 0.5	A

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. FR-5 =  $1.0 \times 0.75 \times 0.062$  in.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	625	°C/W
Lead Solder Temperature Maximum 10 Seconds Duration	TL	260	°C
Junction Temperature	TJ	–65 to 150	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (Each Diode)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Reverse Breakdown Voltage (I <sub>(BR)</sub> = 100 μA)	V <sub>(BR)</sub>	70	_	-	Vdc
Reverse Voltage Leakage Current (V <sub>R</sub> = 70 Vdc) (V <sub>R</sub> = 25 Vdc, T <sub>J</sub> = 150°C) (V <sub>R</sub> = 70 Vdc, T <sub>J</sub> = 150°C)	I <sub>R</sub>	- - -		2.5 30 50	μAdc
Diode Capacitance (between I/O and ground) $(V_R = 0, f = 1.0 \text{ MHz})$	CD	_	-	0.9	pF
Forward Voltage $(I_F = 1.0 \text{ mAdc})$ $(I_F = 10 \text{ mAdc})$ $(I_F = 50 \text{ mAdc})$ $(I_F = 150 \text{ mAdc})$	V <sub>F</sub>	- - - -	- - - -	715 855 1000 1250	mV <sub>dc</sub>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. FR-5 =  $1.0 \times 0.75 \times 0.062$  in.

3. Alumina =  $0.4 \times 0.3 \times 0.024$  in, 99.5% alumina.

4. Include SZ-prefix devices where applicable.

# NUP1301ML3T1G, SZNUP1301ML3T1G




Figure 1. ESD Test Circuit

# **APPLICATION NOTE**

## **Electrostatic Discharge**

A common means of protecting high–speed data lines is to employ low–capacitance diode arrays in a rail–to–rail configuration. Two devices per line are connected between two fixed voltage references such as  $V_{CC}$  and ground. When the transient voltage exceeds the forward voltage ( $V_F$ ) drop of the diode plus the reference voltage, the diodes direct the surge to the supply rail or ground. This method has several advantages including low loading capacitance, fast response time, and inherent bidirectionality (within the reference voltages). See Figure 1 for the test circuit used to verify the ESD rating for this device.

## MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

D

3

TOP VIEW

SIDE VIEW

Нe

DETAIL A

-3X b

# onsemi



SCALE 4:1

A \_ ' A1SOT-23 (TO-236) CASE 318 ISSUE AT

0.25

-L1

DETAIL A


END VIEW

DATE 01 MAR 2023

NDTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIM	IETERS			INCHES	
DIM	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
с	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
Η <sub>E</sub>	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10*	0*		10*



RECOMMENDED MOUNTING FOOTPRINT

\* For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

# GENERIC MARKING DIAGRAM\*



XXX = Specific Device Code

M = Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2			
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

# MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS

# onsemi

#### SOT-23 (TO-236) CASE 318 ISSUE AT

#### DATE 01 MAR 2023

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE		
STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE	2. CATHODE	2. CATHODE	2. DRAIN	2. GATE
3. CATHODE	3. GATE	3. CATHODE-ANODE	3. ANODE	3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE	2. ANODE	2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE	3. CATHODE	3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2	

onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales