

Five-Channel, 300mA Current-Source-Output 16-/12-Bit SoftSpan DACs

- ⁿ **Per-Channel Programmable Output Ranges: 300mA, 200mA, 100mA, 50mA, 25mA, 12.5mA,6.25mA and 3.125mA**
- ⁿ **Flexible 2.85V to 33V Supply Voltage**
- **n 1V** Dropout Guaranteed
- ⁿ **Separate Voltage Supply per Output Channel**
- Internal Switches to Optional Negative Supply
- ⁿ **Full 16-/12-Bit Resolution at All Ranges**
- Guaranteed Operation –40°C to 125°C
- Precision (10ppm/°C Max) Internal Reference or External Reference Input
- Analog Mux Monitors Voltages and Currents
- A/B Toggle via SPI or Dedicated Pin
- 1.8V to 5V SPI Serial Interface
- 5mm \times 5mm 32-Lead QFN Package

APPLICATIONS

- \blacksquare Tunable Lasers
- Semiconductor Optical Amplifiers
- Resistive Heaters
- Current Mode Biasing
- **Proportional Solenoid Drive**

BLOCK DIAGRAM

FEATURES DESCRIPTION

The LTC®[2662](https://www.analog.com/LTC2662?doc=LTC2662.pdf) is a family of five-channel, 16-/12-bit current-source digital-to-analog converters, providing five high-compliance current source outputs with guaranteed 1V dropout at 200mA. The part supports load voltages of up to 32V. There are eight current ranges, programmable per channel, with full-scale outputs of up to 300mA; and the channels can be paralleled to allow for ultrafine adjustments of large currents, or for combined outputs of up to 1.5A.

A dedicated supply pin is provided for every output channel. Each can be operated from 2.85V to 33V, and internal switches allow any output to be pulled to the optional negative supply.

The LTC2662 includes a precision integrated 1.25V reference (10ppm/°C maximum), with the option to use an external reference.

The SPI/Microwire-compatible 3-wire serial interface operates on logic levels as low as 1.71V at clock rates up to 50MHz.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 6891433, 5859606, 5396245.

$10V_{CC}$ V_{DD0} 29 25 TGP DAC0 2 OUT0 24 SDI 3 **SPAN0** SDO 4 SERIAL **II TEREACE** – V SCK 22 5 DAC¹ CS/LD 6 OUT1 23 LDAC 7 SPAN1 CLR 31 – V V_{DD2} 21 Įţ GND 1, 8, 14, 32 DAC2 OUT2 20 FAULT FAULT
DETECT 30 SPAN2 – V 13 V_{CC} V_{DD3} 18 FSADJ ⊓ 12 DAC3 FULL SCALE ADJUST OUT3 9 REFLO 19 SPAN3 REF 10 INTERNAL REFERENCE – REFCOM V V_{DD4} 11 17 + V 27 DA_{C4} MUX OUT4 ANALOG MUX 16 28 – SPAN4 V 15, 26 – V 2662 TA01a

Current Noise Density vs Frequency

2662 TA01b

TABLE OF CONTENTS

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Note 1)

ORDER INFORMATION

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. [Tape and reel specifications.](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf) Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

PRODUCT SELECTION GUIDE

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at T_J = 25°C. V_{CC} = IOV_{CC} = 5V; V⁻ = -5V; V_{DD0/1/2/3/4} = 5V, V⁺ = 5V, **FSADJ = VCC, V(REF) = 1.25V external unless otherwise specified.**

5

REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at T_J = 25°C. V_{CC} = IOV_{CC} = 5V; V⁻ = -5V; V_{DD0/1/2/3/4} = 5V, V⁺ = 5V, **FSADJ = V_{CC}** unless otherwise specified.

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the

full operating junction temperature range, otherwise specifications are at T^J = 25°C. VCC = IOVCC = 5V; V– = –5V; VDD0/1/2/3/4 = 5V, V + = 5V, FSADJ = VCC unless otherwise specified.

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating junction

temperature range, otherwise specifications are at T_J = 25°C. V_{CC} = IOV_{CC} = 5V; V⁻ = -5V; V_{DD0/1/2/3/4} = 5V, V⁺ = 5V, FSADJ = V_{CC}, **V(REF) = 1.25V external unless otherwise specified.**

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating junction **temperature range, otherwise specifications are at T^J = 25°C. Digital input low and high voltages are 0V and IOVCC, respectively.**

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating junction

temperature range, otherwise specifications are at T^J = 25°C. Digital input low and high voltages are 0V and IOVCC, respectively.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Offset current is measured at code 384 for LTC2662-16 and at code 24 for LTC2662-12. Linearity is defined from code 384 to code 65,535 for LTC2662-16; and from code 24 to code 4095 for LTC2662-12.

Note 4: For I_{FS} = 300mA, R_{LOAD} = 10 Ω ; I_{FS} = 200mA, R_{LOAD} = 15 Ω ; I_{FS} = 100mA, R_{LOAD} = 30Ω; I_{FS} = 50mA, R_{LOAD} = 50Ω; I_{FS} = 25mA, R_{LOAD} = 100Ω; I_{FS} = 12.5mA, R_{LOAD} = 200Ω; I_{FS} = 6.25mA, $R_{\text{LOAD}} = 400\Omega$; $I_{FS} = 3.125$ mA, $R_{\text{LOAD}} = 800\Omega$

Note 5: I_{FS} = 200mA, R_{LOAD} = 15 Ω ; DC crosstalk is measured with a 100mA to 200mA current step on all 4 aggressor channels. Total Power Dissipation change is 4×50 mW = 200mW. Monitor channel is held at 3/4 $*$ _{IFS} or 150mA.

Note 6: DAC-to-DAC crosstalk is the glitch that appears at the output of one DAC due to a 100mA to 200mA step change in an adjacent DAC channel. The measured DAC is at mid-scale (100mA). 200mA range, internal reference, $V_{DDX} = 5V$, $V^- = -5V$.

Note 7: Temperature coefficient is calculated by first computing the ratio of the maximum change in output voltage to the nominal output voltage. The ratio is then divided by the specified temperature range.

Note 8: Guaranteed by design and not production tested.

Note 9: $V_{\text{DDX}} = 5V$ (3.125mA range); $V_{\text{DDX}} = 4V$ (200mA range); $V^{-} = -5V$ for all ranges. For large current output steps, internal thermal effects result in a final settling tail. In most cases the tail is too small to affect settling to ±0.024%, but several milliseconds may be needed for full settling to the ±0.0015% level. For best results, always solder the exposed pad (pin 33) to a solid GND plane, and set V_{DDX} as low as practicable for each channel to reduce power dissipation in the part. The listed results were obtained using a DC2692 demo circuit with no additional heatsinks.

Note 10: Single Channel at Specified Output.

Note 11: Digital Inputs at OV or IOV_{CC}.

Note 12: Internal reference mode. Load is 15Ω (200mA range) or 800Ω (3.125mA range) in parallel with 100pF terminated to GND.

TYPICAL PERFORMANCE CHARACTERISTICS

Full–Scale Current Error vs Temperature

 $t_{\text{SETTLE}} = 6.1 \mu s$ TO ±0.024%, 19.2 μs TO ±0.0015% AVERAGE OF 8192 EVENTS

 $t_{\text{SETTLE}} = 3.5 \mu s$ TO ±0.024%, 7.7 μs TO ±0.0015% AVERAGE OF 1024 EVENTS

200mA RANGE; R_{LOAD} = 15Ω
t_{SETTLE} = 4.5μs TO ±0.024%, 8.7ms TO ±0.0015% t SETTLE MEASURED AT V_{DDX} = 4V TO MINIMIZE THERMAL SETTLING TAILS

vs Temperature Reference Output vs Temperature Dropout Voltage vs Current Range

Rev A

TYPICAL PERFORMANCE CHARACTERISTICS

DAC–to–DAC Crosstalk (Falling) DAC–to–DAC Crosstalk (Rising)

 $0mA$ CH1: 200mA RANGE, I_{OUT1} = 100mA
CH0: 200mA RANGE, 200mA TO 100mA STEP [FALLING TRANSITION]
ALL CHANNELS R_{LOAD}=15Ω, C_{LOAD}=0

CH1: 200mA RANGE, I_{OUT1} = 100mA
CH0: 200mA RANGE, 100mA TO 200mA STEP [RISING TRANSITION] ALL CHANNELS $R_{\text{LOAD}} = 15\Omega$, C_{LOAD} = 0

Current Noise Density vs Frequency

LTC2662-12

LTC2662-12 Integral Nonlinearity (INL) 2.0

–2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5

3.125mA 25mA 200mA 300mA

10

CODE 0 1024 2048 3072 4095

2662 G19

PIN FUNCTIONS

GND (Pins 1, 8, 14, 32): Ground. These pins and the exposed pad (pin 33) must be tied directly to a solid ground plane.

TGP (Pin 2): Asynchronous Toggle Pin. A falling edge updates the DAC register with data from input register A. A rising edge updates the DAC register with data from input register B. Toggle operations only affect those DAC channels with their toggle select bit (Tx) set to 1. Tie the TGP pin to IOV_{CC} if toggle operations are to be done through software. Tie the TGP pin to GND if not using toggle operations. Logic levels are determined by IOV_{CC} .

SDI (Pin 3): Serial Data Input. Data on SDI is clocked into the DAC on the rising edge of SCK. The LTC2662 accepts input word lengths of 24, 32 or multiples of 32 bits. Logic levels are determined by $10V_{CC}$.

SDO (Pin 4): Serial Data Output. The serial output of the 32-bit shift register appears at the SDO pin. The data transferred to the device via the SDI pin is delayed 32 SCK rising edges before being output at the next falling edge. Can be used for data echo readback or daisy-chain operation. The SDO pin becomes high impedance when $\overline{\text{CS}}$ /LD is high. Logic levels are determined by IOV_{CC}.

SCK (Pin 5): Serial Clock Input. Logic levels are determined by $10V_{CC}$.

CS/LD (Pin 6): Serial Interface Chip Select/Load Input. When $\overline{\text{CS}}$ /LD is low, SCK is enabled for shifting SDI data into the register. In addition, SDO is enabled when $\overline{\text{CS}}$ /LD is low. When $\overline{\text{CS}}$ /LD is taken high, SDO and SCK are disabled and the specified command (see [Table 1\)](#page-14-1) is executed. Logic levels are determined by $10V_{CC}$.

LDAC (Pin 7): Active Low Asynchronous DAC Update Pin. This pin allows updates independent of SPI timing. If CS/LD is high, a falling edge on LDAC updates all DAC registers with the contents of the input registers. LDAC is gated by \overline{CS}/LD and has no effect if \overline{CS}/LD is low. Logic levels are determined by $10V_{CC}$.

If not used, tie \overline{LDAC} to IOV_{CC} .

REFLO (Pin 9): Reference Low. Signal ground for the reference. Tie directly to GND.

REF (Pin 10): Reference Input/Output. The voltage at the REF pin proportionally scales the full-scale output current of each DAC output channel. By default, the internal 1.25V reference is routed to this pin. This pin must be buffered when driving external DC load currents. If the reference is disabled (see Reference Modes in the Operation section), its output is disconnected and the REF pin becomes a high impedance input which will accept a precision external reference. For low noise and reference stability, tie a capacitor from this pin to GND. The value must be less than C_{REFCOMP}, where C_{REFCOMP} is the capacitance tied to the REFCOMP pin. The allowable external reference input range is 1.225V to 1.275V.

REFCOMP (Pin 11): Internal Reference Compensation Pin. For low noise and reference stability, tie a 0.1µF capacitor from this pin to GND. Tying REFCOMP to GND causes the part to power up with the internal reference disabled, allowing the use of an external reference at start-up.

FSADJ (Pin 12): Full-Scale current Adjust pin. This pin can be used in one of two ways to produce either nominal, internally-calibrated output ranges, or incrementallytunable ranges. In either case, the reference voltage V_{REF} is forced across a resistor $R_{FSAD,J}$ to define a reference current that scales the outputs for all ranges and channels. Full-scale currents are proportional to the voltage at REF (pin 10) and inversely proportional to $R_{FSAD,I}$.

If FSADJ is tied to V_{CC} , an internal R_{FSADJ} (20k) is selected, resulting in nominal output ranges. An external resistor of 19k to 41k can be used instead by simply connecting the resistor between FSADJ and GND. In this case the external resistor controls the scaling of ranges, and the internal resistor is automatically disconnected. See Table 3 for details.

When using an external resistor, FSADJ is sensitive to stray capacitance; the pin should be compensated with a snubber network consisting of a series combination of 1k and 1 μ F, connected in parallel to $R_{\text{FSAD},\text{I}}$. With the recommended compensation, the pin is stable driving stray capacitance of up to 50pF.

PIN FUNCTIONS

V_{CC} (Pin 13): Analog Supply Voltage. 2.85V \leq V_{CC} \leq 5.5V. Bypass to GND with a 1µF capacitor.

V – (Pins 15, 26): Negative Supply Voltage. –15.75V ≤ V– \le GND. Bypass to GND with a 1µF capacitor unless V⁻ is connected to GND.

OUT0 to OUT4 (Pins 24, 23, 20, 19, 16): DAC Analog Current Outputs. Each current output pin has a dedicated analog supply pin V_{DD0} to V_{DD4} . The operational voltage level range at these pins is $V^- \leq V_{\text{OUTX}} \leq V_{\text{DDX}}$.

VDD0 to VDD4 (Pins 25, 22, 21, 18, 17): Output Supply Voltages. 2.85 $V \leq V_{DD0/1/2/3/4} \leq V^+$. These five positive supply inputs provide independent supplies for each of the five DAC current output pins OUT0 to OUT4 respectively. Bypass each supply input to GND separately with a 1µF capacitor.

V⁺ (Pin 27): Positive Supply Voltage. 2.85V \leq V⁺ \leq V⁻ + 33V. V⁺ must always be greater than or equal to the largest of the five DAC positive supply voltages V_{DD0} to V_{DD4} and V_{CC} . The supply voltage difference $(V^+ - V^-)$ can-not exceed 33V maximum. Bypass to GND with a 1µF capacitor.

MUX (Pin 28): Analog Multiplexer Output. Pin voltages and currents can be monitored by measuring the voltage at the MUX pin. When the mux is disabled, this pin becomes high impedance. The available mux selections are given in [Table 4.](#page-18-0)

IOV_{CC} (Pin 29): Digital Input/Output Supply Voltage. $1.71V \leq \text{IOV}_{\text{CC}} \leq \text{V}_{\text{CC}} + 0.3V$. Bypass to GND with a 0.1µF capacitor.

FAULT (Pin 30): Active-Low Fault Detection Pin. This open-drain N-channel output pulls low when any valid fault condition is detected. This pin is released on the next CS/LD rising edge. A pull-up resistor is required.

CLR (Pin 31): Active-Low Asynchronous Clear Input. A logic low at this level-triggered input clears the part to the default reset code and output range which is zero-scale and high impedance (Hi-Z) outputs. The control registers are cleared to zero. Logic levels are determined by $10V_{CC}$.

EXPOSED PAD (Pin 33): Ground. Solder this pad directly to the analog ground plane.

BLOCK DIAGRAM

TIMING DIAGRAMS

Figure 1. Serial Interface Timing

2662 F02a $(H - Z)$ (xin) (Hi-Z) (Ki-Z) 1<u>A a de \sqrt{N} a de $\sqrt{N$ $\frac{1}{(1+2)}$ 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 X X X X X X X X X X X X X X C3 X C3 X C3 X A3 X A2 X A1 X A0 X D15 X D12 X D11 X D10 X D10 D7 \times D6 \times D4 \times D3 \times D2 \times D1 \times D0 2662 F02b $\begin{array}{|c|} \hline \text{H}:\mathbb{Z} \\\hline \end{array}$ (Hi-Z) (Hi-Z in_16_16_16_16_16_17_16_17_16_16_17_172_18_174_16_16_16_16_171_18_179_171_172_28_174_171_171_174_171 \overline{a} $\frac{1}{\sqrt{4\pi\gamma}}\sqrt{4\pi\alpha\sqrt{4\pi\alpha}}\sqrt{4\pi\alpha\sqrt{4\pi\gamma}}\sqrt{4\pi\gamma\sqrt{4\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{4\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\sqrt{4\pi\sqrt{2\pi}}\$ 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 \mathbb{C}^3 λ \mathbb{C}^2 λ c1 λ c0 λ a3 λ a2 λ a1 λ a0 λ D14 λ D13 λ D12 λ D14 λ D13 λ D2 λ D13 λ D2 λ D14 λ D2 λ D14 λ D2 λ D14 λ D2 λ D14 λ D2 λ D14 FR7 FR6 X FR4 X FR3 X FR2 X FR1 X FR0 X C3 X C1 X C0 X A3 X A2 X A1 X A0 X D14 X D12 X D11 X D10 X D9 X D8 χ ca χ ca χ ca χ aa χ aa χ aa χ oa χ oaa χ oaa χ oa χ oa χ oa χ oa χ oa χ oa χ oa χ oa χ oa χ oa χ oa χ TRUNCATED DATA WORD FAULT REGISTER [FR] BITS COMMAND WORD ADDRESS WORD TRUNCATED DATA WORD DATA WORD FAULT REGISTER (FR) BITS COMMAND WORD ADDRESS WORD DATA WORD FR7 FR6 X FR3 X FR3 X FR2 X FR1 X FR0 X C3 X C1 X C0 X A3 X A2 X A1 X A0 X D13 X D12 X D11 X D10 X D9 X D8 8-BIT FAULT REGISTER + TRUNCATED PREVIOUS 24-BIT INPUT WORD 8-BIT FAULT REGISTER + TRUNCATED PREVIOUS 24-BIT INPUT WORD PREVIOUS 24-BIT INPUT WORD + 8-BIT FAULT REGISTER PREVIOUS 24-BIT INPUT WORD + 8-BIT FAULT REGISTER Figure 2. LTC2662-16 Load Sequences ADDRESS WORD (2a) 32-Bit Load Sequence (2b) 24-Bit Load Sequence **(2a) 32-Bit Load Sequence (2b) 24-Bit Load Sequence**32-BIT INPUT WORD 24-BIT INPUT WORD 32-BIT INPUT WORD 24-BIT INPUT WORD COMMAND WORD ADDRESS WORD COMMAND WORD FAULT REGISTER [FR] BITS FAULT REGISTER (FR) BITS $\sum_{(H_1, Z)}$ CS/LD SCK SDI CS/LD SCK SDI

Figure 2. LTC2662-16 Load Sequences

TIMING DIAGRAMS

The LTC2662 is a family of five-channel, current source output digital-to-analog converters (DACs) with selectable output ranges, precision reference and a high-voltage multiplexer (MUX) for surveying the channel output voltages and currents. Each output draws its current from a separate dedicated positive supply pin that accepts voltages of 2.85V to 33V, allowing optimization of power dissipation and headroom for a wide range of loads. Internal 12 Ω switches allow any output pin to be connected to an optional negative V⁻ supply voltage and sink up to 80mA.

Power-On-Reset

The outputs reset to a high-impedance state on power up, making system initialization consistent and repeatable. After power-on initialization, select the output range via SPI bus using Tables 1, 2 and 3.

Power Supply Sequencing and Start-Up

The supplies (V_{CC}, IOV_{CC}, V⁺, V[–] and V_{DD0} to V_{DD4}) may be powered up in any convenient order. If an external reference is used, do not allow the input voltage at REF to rise above V_{CC} + 0.3V during supply turn-on and turn-off sequences (see the [Absolute Maximum Ratings](#page-2-1) section).

After start-up, IOV_{CC} should be within V_{CC}; and no supply should exceed V⁺ . DC reference voltages of 1.225V to 1.275V are acceptable.

Supply bypassing is critical to achieving the best possible performance. Use at least 1µF of low-ESR capacitance to ground on all supply pins and locate as close to the device as possible. A 0.1 μ F capacitor may be used for IOV_{CC}.

Note: Any DAC address code used other than the codes given above in [Table 2](#page-14-2) will cause the command to be ignored.

Data Transfer Functions

The DAC input-to-output transfer functions for all resolutions and output ranges greater than or equal to 25mA are shown in [Figure 3](#page-15-0). The input code is in straight binary format for all ranges.

Serial Interface

When the $\overline{\text{CS}}$ /LD pin is taken low, the data on the SDI pin is loaded into the shift register on the rising edge of the clock (SCK pin). The 4-bit command, C3-C0, is loaded first, followed by the 4-bit DAC address, A3-A0, and finally the 16-bit data word in straight binary format. For the LTC2662-16, the data word comprises the 16-bit input code, ordered MSB-to-LSB. For the LTC2662-12, the data word comprises the 12-bit input code, ordered MSB-to-LSB, followed by four don't-care bits. Data can only be transferred to the LTC2662 when the $\overline{\text{CS}}$ /LD signal is low. The rising edge of $\overline{\text{CS}}$ /LD ends the data transfer and causes the device to carry out the action specified in the 24-bit input word.

While the minimum input word is 24 bits, it may optionally be extended to 32 bits. To use the 32-bit word width, 8 don't-care bits must be transferred to the device first, followed by the 24-bit word, as just described. The 32-bit word is required for daisy-chain operation. It also provides accommodation for processors that have a minimum word width of 16 or more bits. The complete 24-bit and 32-bit sequences are shown in [Figure 2a](#page-13-0) and [Figure 2](#page-13-0)b. Note that the Fault Register outputs appear on the SDO pin for either word width.

Input and DAC Registers

The LTC2662 has five internal registers for each DAC, in addition to the main shift register. Each DAC channel has two sets of double-buffered registers: one set for the code data, and one set for the span (output range) of the DAC. Double buffering provides the capability to simultaneously update the span and code, which allows smooth current transitions when changing output ranges. It also permits the simultaneous updating of multiple DACs.

Each set of double-buffered registers comprises an input register and a DAC register:

• Input Register: The write operation shifts data from the SDI pin into a chosen register. The input registers are holding buffers; write operations do not affect the DAC outputs

 In the code data path, there are two input registers, A and B, for each DAC register. Register B is an alternate register used only in the toggle operation, while register A is the default input register

• DAC Register: The update operation copies the contents of an input register to its associated DAC register. The content of a DAC register directly controls the DAC output current or range. The update operation also powers up the selected DAC if it had been in power-down mode.

Note that updates always refresh both code and span data, but the values held in the DAC registers remain unchanged unless the associated input register values have been changed via a write operation. For example, if a new code is written and the channel is updated, the code is updated while the span is refreshed unchanged. A channel update can come from a serial update command, an LDAC negative pulse or a toggle operation.

Output Ranges and SoftSpan Operation

The LTC2662 is a five-channel current DAC with selectable output ranges. The full set of current output ranges is only available through SPI programming.

[Figure 5](#page-17-0) shows a simplified diagram of a single channel of the LTC2662. The full-scale current range of the LTC2662 is selected via four control bits S(3:0) on a per channel basis. Also provided is the ability to provide an external reference or to use a precision external resistor at pin FSADJ to reduce the overall gain drift over temperature of the LTC2662.

The LTC2662 initializes at power-on with all channel outputs (OUT0 to OUT4) at Hi-Z. The range and code of each channel are then fully programmable through SoftSpan as given in Table 3.

Each channel has a set of double-buffered registers for range information. Program the span input register using the *write span n* or *write span all* commands (0110b and 1110b, respectively). [Figure 4](#page-16-0) shows the syntax, and [Table 3](#page-16-1) shows the span codes and ranges.

As with the double-buffered code registers, update operations copy the span input registers to the associated span DAC registers.

Table 3. Span Codes

As shown in [Table 3](#page-16-1), there are two additional selections (code 0000 and code 1000) which place the output(s) in a high impedance (Hi-Z) mode or in a mode where a low on-resistance (\leq 12 Ω) NMOS device shunts the DAC output to the negative supply V⁻. When the NMOS device is enabled, the OUTX pin driver is disabled for that channel(s). Span codes not listed in [Table 3](#page-16-1) default to the Hi-Z output range.

Monitor Mux

The LTC2662 includes a high voltage multiplexer (mux) for monitoring both the voltages and currents at the five current output pins (OUT0 to OUT4). Additionally, the output supply voltages (V_{DD0} to V_{DD4}), the positive/negative supplies V⁺/V[—], core supply V_{CC}, reference voltage V_{REF} and die temperature can all be monitored.

The MUX pin is intended for use with high impedance inputs only; the impedance at the pin is typically 15k Ω . Continuous DC output current at the MUX pin must be limited to ± 1 mA to avoid damaging internal circuitry.

The operating range of the mux extends rail-to-rail from V⁻ to V⁺ ; its output is disabled (high impedance) at power-up.

The syntax and codes for the *mux* command are shown in [Figure 6](#page-17-1) and Table 4.

Current Measurement Using the Mux

Measure the current of any output pin by using the *mux* command (1011b) along with one of the mux current measurement codes from Table 4. The mux responds by outputting a voltage proportional to the actual output current. The proportionality factor is given by the following equation:

$$
I_{\text{OUTX}} = I_{FS} \cdot V_{\text{MUX}} / V_{REF} \tag{1}
$$

The V_{MUX} pin voltage has the same excellent linearity as the current outputs, but calibrating for slope error $(\pm 15\%)$ FSR) is necessary for accurate results. ±1% FSR accuracy is easily achievable with a one- or two-point calibration.

Figure 4. Write Span Syntax

Figure 5. LTC2662 Single Channel Simplified Diagram

Note that for a given V_{REF} and DAC code, V_{MUX} is constant and does not vary by range; but full-scale current I_{FS} has a different value for each output range. If the channel's range is set to Hi-Z or Short-to-V– , or if it is in dropout (flagged by fault register bits FR0 to FR4), the voltage is not representative of the pin current.

Die Temperature Measurement Using the Mux

Measure the die temperature by using the *mux* command along with mux control code 01010b. The V_{MUX} pin voltage in this case is linearly related to the die temperature by a temperature coefficient of –3.7mV/°C. The measured junction temperature ${\tt T_J}$ is then

 $T_J = 25^{\circ}\text{C} + (1.4 \text{V} - \text{V}_{\text{MUX}})/(3.7 \text{mV}/^{\circ}\text{C})$

If needed, the temp monitor can be calibrated by measuring the initial temperature and voltage, and then substituting these values for 25°C and 1.4V, respectively, in the equation.

Monitor Mux Pre-Charge Considerations

The analog multiplexer in the LTC2662 is unbuffered. This obviates error terms from amplifier offsets; but without buffers, the high-impedance current outputs could be disturbed due to charge transfer at the moment when the MUX pin is connected. The LTC2662 contains circuitry that suppresses charging glitches on the output pins (OUT0 to OUT4) by pre-charging the MUX pin before connecting it to the output.

M ₃					NOTES:
$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	0	Disabled (Hi-Z)	
0	0	0	1	OUTO Current Measurement	$I_{OUT0} = I_{FS} \cdot V_{MUX}/V_{REF}$
$\mathbf{0}$	$\pmb{0}$	1	0	OUT1 Current Measurement	$I_{\text{OUT1}} = I_{FS} \cdot V_{\text{MUX}}/V_{REF}$
$\mathbf{0}$	0	1	1	OUT2 Current Measurement	$I_{OUT2} = I_{FS} \cdot V_{MUX}/V_{REF}$
0	1	$\mathbf{0}$	0	OUT3 Current Measurement	$I_{OUT3} = I_{FS} \cdot V_{MUX}/V_{REF}$
0	1	$\mathbf 0$	1	OUT4 Current Measurement	$I_{OUT4} = I_{FS} \cdot V_{MUX}/V_{REF}$
$\mathbf 0$	1	1	$\mathbf 0$	V_{CC}	
1	$\pmb{0}$	$\mathbf 0$	$\mathbf 0$	V _{REF}	
1	0	0	1	VREFLO	DAC Reference GND
1	0	1	0	Die Temperature, T	$T = 25^{\circ}C + (1.4V - V_{MUX})/(0.0037V)^{\circ}C$
$\mathbf{0}$	0	$\mathbf{0}$	0	V _{DD0}	
0	0	0	1	V _{DD1}	
0	0	1	0	V _{DD2}	
$\mathbf{0}$	$\pmb{0}$	1	1	V _{DD3}	
0	1	$\mathbf 0$	$\mathbf 0$	V _{DD4}	
$\mathbf{0}$	1	$\mathbf{0}$	1	V^+	
$\mathbf 0$	$\mathbf{1}$	1	$\mathbf 0$	V^-	
0	1	1	1	GND	
1	0	$\mathbf{0}$	0	OUTO Pin Voltage	
$\mathbf{1}$	0	0	1	OUT1 Pin Voltage	
1	0	1	$\pmb{0}$	OUT2 Pin Voltage	
1	$\pmb{0}$	1	1	OUT3 Pin Voltage	
1	1	$\mathbf{0}$	0	OUT4 Pin Voltage	
			M ₂ M1	M ₀	MUX PIN OUTPUT

Table 4. Monitor Mux Control Codes

Due to the pre-charge behavior, the mux output becomes valid approximately 7µs after the Mux command is given (CS/LD rising). Residual charging transients can be further reduced by adding capacitance to the output pins if needed. Do not add capacitance to the MUX pin, as this potentially increases the disturbance to the outputs during mux switching. Up to 100pF on the MUX pin is allowable.

Toggle Operations

Some systems require that the DAC outputs switch repetitively between two output levels (i.e. switching between an 'on' and 'off' state). The LTC2662 toggle function facilitates these kinds of operations by providing two input registers (A and B) per DAC channel.

Toggling between A and B is controlled by three signals. The first of these is the *toggle select* command, which acts on the data field of 5 bits, each of which controls a single channel (see [Figure 7](#page-19-0)). The second is the *global* toggle command, which controls all selected channels using the global toggle bit TGB (see [Figure 8\)](#page-19-1). Finally, the TGP pin allows the use of an external clock or logic signal to toggle the DAC outputs between A and B. The signals from these controls are combined as shown in [Figure 9.](#page-20-0)

If the toggle function is not needed, tie TGP (Pin 2) to ground and leave the toggle select register in its poweron reset state (cleared to zero). Input registers A then function as the sole input registers, and registers B are not used.

Toggle Select Register (TSR)

The *toggle select* command (1100b) syntax is shown in [Figure 7](#page-19-0). Each bit in the 5-bit TSR data field controls the DAC channel of the same name: T0 controls channel 0, T1 channel 1… and T4 controls channel 4.

The toggle select bits (T0, T1… T4) have a dual function. First, each toggle select bit controls which input register (A or B) receives data from a write-code operation. When the toggle select bit of a given channel is high, write-code operations are directed to input register B of the addressed channel. When the bit is low, write-code operations are directed to input register A. Secondly, each toggle select bit enables the corresponding channel for a toggle operation.

Writing to Input Registers A and B

Having chosen channels to toggle, write the desired codes to input registers A for the chosen channels; then set the channels' toggle select bits using the *toggle select* command; and finally, write the desired codes to input registers B. Once these steps are completed, the channels are ready to toggle. For example, to set up channel 3 to toggle between codes 4096 and 4200:

- 1) Write code channel 3 (code = 4096) to register A 00000011 00010000 00000000
- 2) Toggle select (set bit T3) 11000000 00000000 00001000
- 3) Write code channel 3 (code = 4200) to register B 00000011 00010000 01101000

The *write code* of step (3) is directed to register B because in step (2), bit T3 was set to 1. Channel 3 now has input registers A and B holding the two desired codes, and is prepared for the toggle operation.

Note: After writing to register B, the code for register A can still be changed. The state of the Toggle Select bit determines to which register (A or B) a write is directed.

First, toggle select bit T3 has to be reset to 0:

11000000 00000000 00000000

Then write the new register A code. Let's say the new code is 4300, so the instruction would be:

00000011 00010000 11001100

After that, set toggle select bit T3 to 1 again [step 2 above]. It is not necessary to write to register B again; channel 3 is ready for the toggle operation.

Toggling Between Registers A and B

Once input registers A and B have been written to for all desired channels and the corresponding toggle-select bits are set high, as in the previous example, the channels are ready for toggling.

The LTC2662 supports three types of toggle operations: a first in which all selected channels are toggled together using the SPI port; a second in which all selected channels are toggled together using an external clock or logic signal; and a third in which any combination of channels can be instructed to update from either input register A or B.

Figure 9. Conceptual Block Diagram—Toggle Functionality

The internal toggle-update circuit is edge triggered, so only transitions (of TGB or TGP) trigger an update from the respective input register.

To toggle all selected channels together using the SPI port, ensure the TGP pin is high and that the bits in the toggle select register corresponding to the desired channels are also high. Use the global command (1101b) to alternate codes, sequentially changing the global toggle bit TGB (see [Figure 8\)](#page-19-1). Changing TGB from 1 to 0 updates the DAC registers from their respective input registers A. Changing TGB from 0 to 1 updates the DAC registers from their respective input registers B. Note that in this way up to 5 channels may be toggled with just one serial command.

To toggle all selected channels using an external logic signal, ensure that the TGB bit in the global toggle register is high and that in the toggle select register, the bits corresponding to the desired channels are also high. Apply a clock or logic signal to the TGP pin to alternate codes. TGP falling edges update the DAC registers from their associated input registers A. TGP rising edges update the DAC registers from their associated input registers B. Note that once the input registers are set up, all toggling is triggered by the signal applied to the TGP pin, with no further SPI instructions needed.

To cause any combination of channels to update from either input register A or B, ensure the TGP pin is high and that the TGB bit in the global toggle register is also high. Using the toggle select command set the toggle

select bits as needed to select the input register (A or B) with which each channel is to be updated. Then update all channels, either by using the serial command (1001b) or by applying a negative pulse to the LDAC pin. Any channels whose toggle select bits are 0 update from input register A, while channels whose toggle select bits are 1 update from input register B (see [Figure 9](#page-20-0)). By alternating toggle select and update operations, up to 5 channels can be simultaneously switched to A or B as needed.

Daisy-Chain Operation

The serial output of the shift register appears at the SDO pin. Data transferred to the device from the SDI input is delayed 32 SCK rising edges before being output at the next SCK falling edge, suitable for clocking into the microprocessor on the next 32 SCK rising edges.

The SDO output can be used to facilitate control of multiple serial devices from a single 3-wire serial port (i.e. SCK, SDI and CS/LD). Such a daisy-chain series is configured by connecting the SDO of each upstream device to the SDI of the next device in the chain. The shift registers of the devices are thus connected in series, effectively forming a single input shift register which extends through the entire chain. Because of this, the devices can be addressed and controlled individually by simply concatenating their input words; the first instruction addresses the last device in the chain and so forth. The SCK and $\overline{\text{CS}}$ /LD signals are common to all devices in the series.

In use, CS/LD is first taken low. Then, the concatenated input data is transferred to the chain, using the SDI of the first device as the data input. When the data transfer is complete, CS/LD is taken high, completing the instruction sequence for all devices simultaneously. A single device can be controlled by using the *no-operation* command (1111b) for all other devices in the chain. When $\overline{\text{CS}}$ /LD is taken high, the SDO pin presents a high impedance output, so a pull-up resistor is required at the SDO of each device (except the last) for daisy-chain operation.

Echo Readback

The SDO pin can be used to verify data transfer to the device. During each 32-bit instruction cycle, SDO outputs the previous 32-bit instruction for verification. The 8-bit "don't-care" prefix is replaced by 8 Fault Register status bits, followed by the 4-bit command and address words and the full 16-bit data word (see [Figure 2a](#page-13-0)). The SDO sequence for a 24-bit instruction cycle is the same, except that the data word is truncated to 8 bits (see [Figure 2b](#page-13-0)). When $\overline{\text{CS}}$ /LD is high, SDO presents a high impedance output, releasing the bus for use by other SPI devices.

Fault Register (FR)

The LTC2662 provides notifications of operational fault conditions. The fault register (FR) status bits comprise the first data byte (8 bits) of each 24- or 32-bit SDO word, outputted to the SDO pin during every SPI transaction. See Figure 2 for sequences.

An FR bit is set when its trigger condition is detected, and clocked to SDO during the next SPI transaction. FR information is updated with each SPI transaction. Note that if a fault condition is corrected by the action of an SPI instruction, the cleared FR flag for that condition is observable at SDO on the next SPI transaction.

[Table 5](#page-21-0) lists the Fault Register bits and their associated trigger conditions.

Table 5. Fault Register (FR)

Fault Indicator Pin (FAULT, Pin 30)

The FAULT pin is an open-drain N-channel output that pulls low when a fault condition is detected. It is released on the next rising $\overline{\text{CS}}$ /LD edge. The pin is an open-drain output suitable for wired-OR connection to an interrupt bus; a pull-up resistor on the bus is required.

Fault Conditions and Thermal Overload Protection

There are four types of fault conditions that cause the FAULT pin to pull low. First, FR0 to FR4 flag an open-circuit (OC) condition on any of the output pins (OUT0 to OUT4, respectively) when an output channel enters dropout due to insufficient voltage from V_{DDx} to OUTx. Independent open-circuit detection is provided for each of the five DAC current output pins.

FR5 provides a detection flag which is set when the die temperature exceeds 175°C. The overtemperature condition also forces all five DAC channels to power down and the open-drain FAULT pin to pull low. FR5 remains set and the device stays in shutdown until the die cools. Below approximately 150°C the DAC channels can be returned to normal operation. Note that a $\overline{\text{CS}}$ /LD rising edge releases the FAULT pin regardless of the die temperature.

Since any DAC channel can source up to 300mA, die heating potential of the system design should be evaluated carefully. FR6, a power-limit protection flag, is provided to help prevent accidental damage to the current output device(s). The power-limit fault condition is triggered for the 200mA and 300mA full-scale current spans when the voltage difference between an output supply pin (V_{DDX}) and its current output pin (OUTX) is ≥10V.

Finally, FR7 is provided to flag invalid SPI word lengths. Valid word lengths are 24 bits, 32 bits, and integer multiples of 32 bits; any other length causes FR7 to set, the FAULT pin to assert, and the instruction itself to be ignored.

Config Command

The Config command has four arguments—OC, PL, TS and RD (see [Figure 10\)](#page-22-0).

Setting the OC bit disables open-circuit detection (FR0 to FR4). Likewise, the PL bit disables power-limit protection (FR6); and the TS bit disables thermal protection (FR5). Use these options with caution, particularly PL and TS.

The RD bit is used to select external-reference operation. The REFCOMP pin must be grounded for external reference use whether the RD bit is set or not.

Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than five DAC outputs are needed. When in power-down, the voltage-to-current output drivers and reference buffers are disabled. The current DAC outputs are put into a high impedance state. Register contents are not disturbed during power-down.

Any channel or combination of channels can be put into power-down mode by using command 0100b in combination with the appropriate DAC address. In addition, all the DAC channels and the integrated reference together can be put into power-down using the Power-Down Chip command, 0101b. The 16-bit data word is ignored for all power-down commands.

Normal operation resumes by executing any command which includes a DAC update—either in software, as shown in [Table 1](#page-14-1) or by toggling (see the Types of Toggle Operations section). The selected DAC channel is powered up as it is updated with the new code value. When updating a powered-down DAC, add wait time to accommodate the extra pow-er-up delay. If the channels have been powered down (command 0100b) prior to the update command, the power-up delay time is 30µs. If, alternatively the chip has been powered down (command 0101b), the power-up delay time is 35µs.

Valid Supply Ranges

The valid supply ranges for the LTC2662 have several restrictions as described in the [Electrical Characteristics](#page-4-1) table ([Power Requirements](#page-6-1)) and the [Pin Functions](#page-10-1) section. The voltage at V⁺ (Pin 27) must be greater than or equal to all other supply voltages. V⁺ is allowed to be up to 33V above V⁻. The five output supplies (V_{DD0} to V_{DD4}) may be independently set between 2.85V and V⁺. The negative supply, V– , may be any voltage between –15.75V and GND, but note again that V⁺ must be no more than 33V above V– .

Current Outputs

The LTC2662 incorporates a high-gain voltage-to-current converter at each current output pin. INL and DNL are guaranteed for all ranges from 3.125mA to 300mA if the minimum dropout voltage ($V_{\text{DDX}} - V_{\text{OUTX}}$) is met for all DAC codes.

If sufficient dropout voltage is maintained, the DC output impedances of the current outputs (OUT0 to OUT4) are very high. Each current output has a dedicated positive supply pin, V_{DD0} to V_{DD4} , to allow the tailoring of each channel's current compliance and power dissipation.

Switch-to-V– Mode

Span code 1000b can be used to pull outputs below GND. In Switch-to-V– mode, the output current is turned off for the addressed channel(s), and the channel voltage V_{OUTX} pulls to V– . The pulldown switch can sink up to 80mA at an effective resistance of 12 Ω max.

Figure 11. Switch-to-V– Mode

Switch-to-V⁻ mode can be invoked with the write span to all or write span to n command and the desired address. Span codes are shown in Table 3; a diagram of an output in Switch-to-V– mode is shown in [Figure 11](#page-23-0).

Gain Adjustment Using the FSADJ Pin

The full-scale output currents are proportional to the reference voltage, and inversely proportional to the resistance associated with FSADJ. That is:

IOUTFS ~ VREF/RFSADJ.

If the FSADJ pin is tied to V_{CC} , the LTC2662 uses an internal $R_{FSAD,I}$ = 20k. Optionally, FSADJ can instead be connected to a grounded external resistor to tune the default current ranges to the application, or for the best possible temperature coefficient using an appropriately-specified precision resistor. Values from 19k to 41k are supported. The new current ranges can easily be calculated using the 'External R_{FSADJ}' column of Table 3. The internal resistor is automatically disconnected when using an external resistor.

When using an external resistor, FSADJ is sensitive to stray capacitance; the pin should be compensated with a snubber network consisting of a series combination of 1k and 1 μ F, connected in parallel to $R_{\text{FSAD},\text{I}}$. With the recommended compensation, the pin is stable driving stray capacitance of up to 50pF.

Offset Current and Code Zero

The offset current error of the LTC2662 is guaranteed $±0.4\%$ FSR maximum. If the offset of a given channel is positive, some nonzero current flows at code zero; if negative, the current is zero (leakage only) for a range of codes close to zero. Offset and linearity endpoints are measured at code 384 (LTC2662-16) or 24 (LTC2662-12), guaranteeing that the DAC is operating with a measurable output current at the point of measurement.

A channel with a positive offset error may not completely turn off, even at code zero. To turn an output completely off, set the range to "Hi-Z" (span code 0000b from Table 3), and update the channel.

Reference Modes

The LTC2662 can be used with either an internal or external reference. As with voltage DACs, the reference voltage scales the outputs, so that the outputs reflect any errors in the reference. Full scale output currents are limited to 300mA maximum per channel regardless of reference voltage.

The internal 1.25V reference has a typical temperature drift of ± 2 ppm/°C and an initial output tolerance of ± 2 mV max. It is trimmed, tested and characterized independent of the DACs; and the DACs are tested and characterized with an "ideal" external reference.

To use the internal reference, the REFCOMP pin should be left floating, with no DC path to GND. In addition, the RD bit in the Config register must have a value of 0. This value is reset to 0 at power-up, or it can be reset using the config command, 0111b. Figure 9 shows the command syntax.

For reference stability and low noise, a 0.1μF capacitor should be tied between REFCOMP and GND. In this configuration, the internal reference can drive up to 0.1μF with excellent stability. To ensure stable operation, the capacitive load on the REF pin should not exceed that on the REFCOMP pin. A buffer is needed if the internal reference is to drive external circuitry.

To use an external reference, tie the REFCOMP pin to GND. This disables the output of the internal reference at startup, so that the REF pin becomes a high-impedance input. Apply the reference voltage at the REF pin after powering up. Set the RD bit to 1 using the config command, 0111b. The REF input voltage range is 1.225V to 1.275V.

Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by minimizing common-mode resistance of signal and power grounds.

As with any high resolution converter, clean board grounding is important. A low impedance analog ground plane is necessary, as are star-grounding techniques. Keep the board layer used for star-ground continuous to minimize ground resistances; that is, use the star-ground concept without using separate star traces. Resistance from the REFLO pin to the star point should be as low as possible. The exposed pad (Pin 33) is recommended as the star ground point.

For best performance, stitch the ground plane with arrays of vias on 150 to 200 mil centers connecting it with the ground pours from the other board layers. This reduces the overall ground resistance and minimizes ground loop area.

PACKAGE DESCRIPTION

UH Package

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
-
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LO
-
- ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY

is granted by implication or otherwise under a Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties th

TYPICAL APPLICATION

RELATED PARTS

