

# **2.95 V to 6 V Input, 5-A Synchronous Step Down SWIFT™ Converter**

- **<sup>2</sup> Two 30 mΩ (typical) MOSFETs for high**
- 
- 
- 
- 
- **Low Operating and Shutdown Quiescent**
- 
- **Frequency Fold Back Protection**
- 
- 

- 
- **Point of Load Regulation for High Performance** the device during an overcurrent condition.
- **Broadband, Networking and Optical Communications Infrastructure**

#### **SIMPLIFIED SCHEMATIC**



### **<sup>1</sup>FEATURES DESCRIPTION**

The TPS54519 device is a full featured 6 V, 5 A, efficiency at 5-A loads<br> **• 200kHz to 2MHz Switching Frequency**<br> **•** 200kHz to 2MHz Switching Frequenc

**1.6 V Voltage Reference With ± 1% Initial** the MOSFETs, implementing current mode control to the MOSFETs, implementing current mode control to reduce external component count, reducing inductor **Adjustable Slow Start** / size by enabling up to 2 MHz switching frequency, **• UV and OV Power Good Output** and minimizing the IC footprint with a small 3mm x<br>**•** Smm thermally enhanced QFN package.

**Current** Efficiency is maximized through the integrated 30mΩ **Safe Start-up into Pre-Biased Output • MOSFETs and 350uA typical supply current. Using** the enable pin, shutdown supply current is reduced to **• Cycle by Cycle Current Limit, Thermal and** <sup>2</sup> <sup>μ</sup>A by entering a shutdown mode.

**• 40°C to 140°C Operating Junction**<br> **• Under voltage lockout is internally set at 2.6 V, but**<br> **• Can be increased by programming the threshold with a resistor network on the enable pin. The output<br>
<b>• Thermally Enhance** voltage startup ramp is controlled by the slow start pin. An open drain power good signal indicates the **APPLICATIONS** output is within 93% to 107% of its nominal voltage.

**Low-Voltage, High-Density Power Systems** Frequency fold back and thermal shutdown protects

**DSPs, FPGAs, ASICs and Microprocessors** The TPS54519 is supported in the SwitcherPro™<br>**Broadband, Networking and Optical** Software Tool at www.ti.com/switcherpro.

For more SWIFT<sup>™</sup> documentation, see the TI website at [www.ti.com/swift](http://www.ti.com/switcherpro).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SWIFT, SwitcherPro are trademarks of Texas Instruments.

## **[TPS54519](http://www.ti.com/product/tps54519?qgpn=tps54519)**



#### SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013 **[www.ti.com](http://www.ti.com)**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.





#### **ABSOLUTE MAXIMUM RATINGS**



#### **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 140°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in the application section of this data sheet for more information.

(3) Test boards conditions:

(a) 2 inches x 2 inches, 4 layers, thickness: 0.062 inch

(b) 2 oz. copper traces located on the top of the PCB

- (c) 2 oz. copper ground planes on the 2 internal layers and bottom layer
- (d) 4 thermal vias (10mil) located under the device package



### **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}$ C to 140°C, VIN = 2.95 to 6 V (unless otherwise noted)

<span id="page-2-0"></span>

# Texas<br>Instruments

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40^{\circ}$ C to 140°C, VIN = 2.95 to 6 V (unless otherwise noted)





### **DEVICE INFORMATION**

#### **PIN CONFIGURATION**



#### **PIN FUNCTIONS**



**INSTRUMENTS** 

Texas

### **FUNCTIONAL BLOCK DIAGRAM**











<span id="page-6-0"></span>













50



<span id="page-7-0"></span>





#### **OVERVIEW**

The TPS54519 is a 6-V, 5-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT pin.

The TPS54519 has a typical default start up voltage of 2.6 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pull up current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54519 is 455 μA when not switching and under no load. When the device is disabled, the supply current is less than 5 μA.

The integrated 30 mΩ MOSFETs allow for high efficiency power supply designs with continuous output currents up to 5 amperes.



The TPS54519 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54519 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.6 V reference.

The TPS54519 has a power good comparator (PWRGD) with 2% hysteresis.

The TPS54519 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 107% of the nominal voltage, the overvoltage comparator is activated, and the high side MOSFET is turned off and masked from turning on until the output voltage is lower than 105%.

The SS/TR pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an over-temperature fault, UVLO fault or disabled condition.

The use of a frequency foldback circuit reduces the switching frequency during startup and over current fault conditions to help limit the inductor current.



### **DETAILED DESCRIPTION**

#### **FIXED FREQUENCY PWM CONTROL**

The TPS54519 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the COMP voltage level the high side power switch is turned off and the low side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient response performance.

#### **SLOPE COMPENSATION AND OUTPUT CURRENT**

The TPS54519 adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

#### **BOOTSTRAP VOLTAGE (BOOT) AND LOW DROPOUT OPERATION**

The TPS54519 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be 0.1 μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve drop out, the TPS54519 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.1 V, typically. The high side MOSFET is turned off using an UVLO circuit, allowing for the low side MOSFET to conduct when the voltage from BOOT to PH drops below 2.1 V. Since the supply current sourced from the BOOT pin is very low, the high side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is very high.

#### **ERROR AMPLIFIER**

The TPS54519 has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.6 V voltage reference. The transconductance of the error amplifier is 250 μA/V during normal operation. When the voltage of VSENSE pin is below 0.6 V and the device is regulating using the SS/TR voltage, the gm is 85 μA/V. The frequency compensation components are placed between the COMP pin and ground.

#### **VOLTAGE REFERENCE**

The voltage reference system produces 0.6 V Voltage Reference at the non-inverting input of the error amplifier.

#### **ADJUSTING THE OUTPUT VOLTAGE**

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 100 kΩ for the R1 resistor and use the [Equation 1](#page-10-0) to calculate R2. To improve efficiency at very light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

<span id="page-10-0"></span>
$$
R2 = R1 \times \left(\frac{0.6 \text{ V}}{V_0 - 0.6 \text{ V}}\right)
$$

(1)





**Figure 16. Voltage Divider Circuit**

#### **ENABLE AND ADJUSTING UNDER-VOLTAGE LOCKOUT**

The TPS54519 is disabled when the VIN pin voltage falls below 2.6 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in [Figure 17](#page-11-0) to adjust the input voltage UVLO by using two external resistors. It is recommended to use the enable resistors to set the UVLO falling threshold ( $V<sub>STOP</sub>$ ) above 2.7 V. The rising threshold ( $V<sub>START</sub>$ ) should be set to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pull-up current source that provides the default condition of the TPS54519 operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 2.9 μA of hysteresis is added. When the EN pin is pulled below 1.18 V, the 2.9 μA is removed. This additional current facilitates input voltage hysteresis.





<span id="page-11-1"></span><span id="page-11-0"></span>
$$
R1 = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}}\right) - V_{STOP}}{I_{P} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}\right) + I_{h}}
$$
\n
$$
R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_{P} + I_{h})}
$$
\n(3)

<span id="page-11-2"></span>where:

 $I_h = 2.9 \mu A$  $I_P = 0.7 \mu A$  $V_{ENRISING} = 1.25 V$  $V_{ENFAI~I~ING}$  = 1.18 V



#### **SLOW START / TRACKING PIN**

The TPS54519 regulates to the lower of the SS/TR pin and the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow start time. The TPS54519 has an internal pull-up current source of 2.4μA which charges the external slow start capacitor. [Equation 4](#page-12-0) calculates the required slow start capacitor value where Tss is the desired slow start time in ms, Iss is the internal slow start charging current of 2.4 μA, and Vref is the internal voltage reference of 0.6 V.

$$
Css(nF) = \frac{Tss(mS) \times \text{Iss}(\mu A)}{\text{Vref}(V)}
$$

(4)

**[TPS54519](http://www.ti.com/product/tps54519?qgpn=tps54519)**

<span id="page-12-0"></span>If during normal operation, the VIN goes below the UVLO, EN pin pulled below 1.18 V, or a thermal shutdown event occurs, the TPS54519 stops switching and the SS/TR is discharged to 0 volts before reinitiating a powering up sequence.

#### **SEQUENCING**

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open drain or collector output of a power on reset pin of another device. [Figure 18](#page-12-1) shows the sequential method. The power good is coupled to the EN pin on the TPS54519 which enables the second power supply once the primary supply reaches regulation.

Ratio-metric start up can be accomplished by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pull up current source must be doubled in [Equation 4](#page-12-0). The ratio metric method is illustrated in [Figure 20.](#page-12-2)

<span id="page-12-2"></span><span id="page-12-1"></span>

Texas Instruments

#### SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013 **[www.ti.com](http://www.ti.com)**





# **Sequence**

# **Figure 20. Schematic for Ratio-metric Startup Figure 21. Ratio-metric Startup with Vout1 Leading**

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in [Figure 22](#page-13-0) to the output of the power supply that needs to be tracked or another voltage reference source. Using [Equation 5](#page-13-1) and [Equation 6](#page-13-2), the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. [Equation 7](#page-13-3) is the voltage difference between Vout1 and Vout2. The ΔV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset) in the slow start circuit and the offset created by the pullup current source (Iss) and tracking resistors, the Vssoffset and Iss are included as variables in the equations. To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in [Equation 5](#page-13-1) through [Equation 7](#page-13-3) for ΔV. [Equation 7](#page-13-3) will result in a positive number for applications which the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. Since the SS/TR pin must be pulled below 40mV before starting after an EN, UVLO or thermal shutdown fault, careful selection of the tracking resistors is needed to ensure the device will restart after a fault. Make sure the calculated R1 value from [Equation 5](#page-13-1) is greater than the value calculated in [Equation 8](#page-13-4) to ensure the device can recover from a fault. As the SS/TR voltage becomes more than 85% of the nominal reference voltage the Vssoffset becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 0.87 V for a complete handoff to the internal voltage reference as shown in [Figure 21](#page-12-2).

<span id="page-13-4"></span><span id="page-13-3"></span><span id="page-13-2"></span><span id="page-13-1"></span><span id="page-13-0"></span>









Figure 22. Schematic for Ratio-metric Start-Up Figure 23. Ratio-metric Start-Up using Coupled<br>SS/TR Pins<br>Start-Disponence **SS/TR Pins** 

#### **CONSTANT SWITCHING FREQUENCY and TIMING RESISTOR (RT Pin)**

The switching frequency of the TPS54519 is adjustable over a wide range from 200 kHz to 2000 kHz by placing a maximum of 218 kΩ and minimum of 16.9 kΩ, respectively, on the RT pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in [Figure 8](#page-6-0) and [Figure 9,](#page-7-0) or [Equation 9.](#page-14-0)

<span id="page-14-0"></span>1.121 RT (k ) = 84145 F (kHz) SW - W ´

 $\mathsf{Fsw}(\mathsf{kHz})$  = 24517  $\times \mathsf{RT}(\mathsf{k}\Omega)^{-0.89}$ 

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 60 ns at full current load and 100 ns at no load, and limits the maximum operating input voltage or output voltage.

#### **OVERCURRENT PROTECTION**

The TPS54519 implements a cycle by cycle current limit. During each switching cycle the high side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

#### **FREQUENCY SHIFT**

To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS54519 implements a frequency shift. If frequency shift was not implemented, during an overcurrent condition the low side MOSFET may not be turned off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, during an overcurrent condition the switching frequency is reduced from 100%, then 50%, then 25% as the voltage decreases from 0.6 to 0 volts on VSENSE pin to allow the low side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 to 0.6 volts. See [Figure 7](#page-6-0) for details.

(9)

(10)



### **REVERSE OVERCURRENT PROTECTION**

The TPS54519 implements low side current protection by detecting the voltage across the low side MOSFET. When the converter sinks current through its low side FET, the control circuit turns off the low side MOSFET if the reverse current is more than 2.7 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into pre-biased outputs.

### **POWER GOOD (PWRGD PIN)**

The PWRGD pin output is an open drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 107% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 105% of the internal voltage reference the PWRGD output MOSFET is turned off. It is recommended to use a pull-up resistor between the values of 1kΩ and 100kΩ to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 0.8 V, typically.

### **OVERVOLTAGE TRANSIENT PROTECTION**

The TPS54519 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high side MOSFET is allowed to turn on the next clock cycle.

#### **THERMAL SHUTDOWN**

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 155°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 155°C, the device reinitiates the power up sequence by discharging the SS/TR pin to 0 volts. The thermal shutdown hysteresis is 7.5°C.

#### **SMALL SIGNAL MODEL FOR LOOP RESPONSE**

[Figure 24](#page-16-0) shows an equivalent model for the TPS54519 control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 250 μA/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor Ro and capacitor Co model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the  $R_1$  with a current source with the appropriate load step amplitude and step rate in a time domain analysis.





**Figure 24. Small Signal Model for Loop Response**

#### <span id="page-16-0"></span>**SIMPLE SMALL SIGNAL MODEL FOR PEAK CURRENT MODE CONTROL**

[Figure 24](#page-16-0) is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54519 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in [Equation 11](#page-16-1) and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in [Figure 24\)](#page-16-0) is the power stage transconductance. The gm for the TPS54519 is 19 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in [Equation 12](#page-16-2). As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current [see [Equation 13\]](#page-17-0). The combined effect is highlighted by the dashed line in the right half of [Figure 25](#page-16-3). As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.



<span id="page-16-3"></span>

<span id="page-16-2"></span><span id="page-16-1"></span>

<span id="page-17-0"></span>
$$
fp = \frac{1}{C_{\text{OUT}} \times R_{\text{L}} \times 2\pi}
$$
\n
$$
fZ = \frac{1}{C_{\text{OUT}} \times R_{\text{ESR}} \times 2\pi}
$$
\n(13)

#### **SMALL SIGNAL MODEL FOR FREQUENCY COMPENSATION**

**VO**

The TPS54519 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in [Figure 26.](#page-17-1) The Type 2 circuits are most likely implemented in high bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high frequency pole is added to attenuate high frequency noise.

> **Vref R3 C1**  $R2 \leq$  Vref  $\sim$  RO  $\frac{1}{5}$  R<sub>2</sub>  $\leq$  R<sub>3</sub>  $\leq$  C<sub>2</sub> **CO**  $\mathsf{R0} \begin{array}{c} 1 \leq 0 \\ 5 \leq 5 \end{array}$ **gmea COMP Type 2A Type 2B R3 C1**

**Figure 26. Types of Frequency Compensation**

<span id="page-17-1"></span>The design guidelines for TPS54519 loop compensation are as follows:

1. The modulator pole, fpmod, and the esr zero, fz1 must be calculated using [Equation 15](#page-17-2) and [Equation 16](#page-17-3). Derating the output capacitor  $(C_{OUT})$  may be needed if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use [Equation 17](#page-17-4) and [Equation 18](#page-17-5) to estimate a starting point for the crossover frequency, fc. [Equation 17](#page-17-4) is the geometric mean of the modulator pole and the esr zero and [Equation 18](#page-17-5) is the mean of modulator pole and the switching frequency. Use the lower value of [Equation 17](#page-17-4) or [Equation 18](#page-17-5) as the maximum crossover frequency.

<span id="page-17-2"></span>
$$
fp \text{ mod } = \frac{\text{loutmax}}{2\pi \times \text{Vout} \times \text{Cout}} \tag{15}
$$

<span id="page-17-3"></span>
$$
f\mathbf{z} \bmod = \frac{1}{2\pi \times \text{Resr} \times \text{Cout}}\tag{16}
$$

<span id="page-17-4"></span>
$$
f_{\mathbf{C}} = \sqrt{fp \mod x} \, f \, \mathbf{z} \mod (17)
$$

$$
f_{\rm C} = \sqrt{f p \mod \times \frac{f \text{sw}}{2}} \tag{18}
$$

<span id="page-17-5"></span>2. R3 can be determined by

$$
R3 = \frac{2\pi \times f c \times V \text{O} \times C_{\text{OUT}}}{gm_{\text{ea}} \times V \text{ref} \times gm_{\text{ps}}}
$$
(19)

1

Where is the gm<sub>ea</sub> amplifier gain (250  $\mu$ A/V), gm<sub>ps</sub> is the power stage gain (19 A/V).

3. Place a compensation zero at the dominant pole 
$$
f = \frac{F_{L} \times C_{OUT}}{C_{OUT} \times R_{L} \times 2\pi}
$$
. C1 can be determined by 
$$
C1 = \frac{R_{L} \times C_{OUT}}{R3}
$$

4. C2 is optional. It can be used to cancel the zero from Co's ESR.

$$
C2 = \frac{\text{Resr} \times C_{\text{OUT}}}{R3} \tag{21}
$$

(20)









### **APPLICATION INFORMATION**

#### **DESIGN GUIDE – STEP-BY-STEP DESIGN PROCEDURE**

This example details the design of a high frequency switching regulator design using ceramic output capacitors. This design is available as the PWR037-002 evaluation module (EVM). A few parameters must be known in order to start the design process. These parameters are typically determined on the system level. For this example, we start with the following known parameters:



#### **SELECTING THE SWITCHING FREQUENCY**

The first step is to decide on a switching frequency for the regulator. Typically, you want to choose the highest switching frequency possible since this produces the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the converter's performance. The converter is capable of running from 200 kHz to 2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 1MHz is selected to achieve both a small solution size and a high efficiency operation. Using [Equation 9,](#page-14-0) R4 is calculated to be 35.4 kΩ. A standard 1% 35.7 kΩ value was chosen in the design.



**Figure 27. High Frequency, 1.8 V Output Power Supply Design with Adjusted UVLO**

#### **OUTPUT INDUCTOR SELECTION**

The inductor selected works for the entire TPS54519 input voltage range. To calculate the value of the output inductor, use [Equation 22.](#page-19-0)  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however,  $K_{\text{IND}}$  is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use  $K_{IND} = 0.3$  and the minimum inductor value is calculated to be 0.84 µH. For this design, a larger standard value was chosen: 1.2 μH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from [Equation 24](#page-19-1) and [Equation 25.](#page-19-2)

Copyright © 2011–2013, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAT3A&partnum=TPS54519)* 19

Texas

For this design, the RMS inductor current is 5.009 A and the peak inductor current is 5.525 A. The chosen inductor is a Coilcraft XAL5030-122ME. It has a saturation current rating of 11.8 A (20% inductance loss) and an RMS current rating of 8.7 A ( 20 °C temperature rise). The series resistance is 6,78 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

<span id="page-19-0"></span>

$$
I ripple = \frac{Vinmax - Vout}{L1} \times \frac{Vout}{Vinmax \times fsw}
$$
 (23)

<span id="page-19-1"></span>ILrms = 
$$
\sqrt{10^2 + \frac{1}{12}} \times \left(\frac{\sqrt{0} \times (\text{Vinmax} - \text{V0})}{\text{Vinmax} \times 11 \times f\text{sw}}\right)^2
$$
 (24)

$$
I\text{Lpeak} = \text{Iout} + \frac{\text{Iripple}}{2} \tag{25}
$$

### <span id="page-19-2"></span>**OUTPUT CAPACITOR**

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. [Equation 26](#page-19-3) shows the minimum output capacitance necessary to accomplish this.

For this example, the transient load response is specified as a 4% change in Vout for a load step from 1.25 A (25% load) to 3.75 A (75%). For this example,  $Δlout = 3.75 - 1.25 = 2.5$  A and  $ΔVout = 0.04 \times 1.8 = 0.072$  V. Using these numbers gives a minimum capacitance of 69.4 μF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

<span id="page-19-3"></span>[Equation 27](#page-19-4) calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, Vripple is the maximum allowable output voltage ripple, and Iripple is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, [Equation 27](#page-19-4) yields 4.38uF.

<span id="page-19-4"></span>
$$
Co > \frac{2 \times \Delta lout}{fsw \times \Delta Vout}
$$
  
Co >  $\frac{1}{8 \times fsw} \times \frac{1}{\text{Voripple}}$ 

Where ΔIout is the change in output current, Fsw is the regulators switching frequency and ΔVout is the allowable change in the output voltage. (27)

**INSTRUMENTS** 



[Equation 28](#page-20-0) calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. [Equation 28](#page-20-0) indicates the ESR should be less than 28.6 mΩ. In this case, the ESR of the ceramic capacitor is much less than 28.6 mΩ.

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, two 47 µF 10 V X5R ceramic capacitors with 3 m $\Omega$  of ESR are used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. [Equation 29](#page-20-1) can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, [Equation 29](#page-20-1) yields 303 mA.

<span id="page-20-0"></span>
$$
Resr < \frac{\text{Vonpipe}}{\text{lipple}} \tag{28}
$$
\n
$$
\text{lcorns} = \frac{\text{Vout} \times (\text{Vinmax} - \text{Vout})}{\sqrt{12} \times \text{Vinmax} \times 11 \times \text{fsw}} \tag{29}
$$

#### <span id="page-20-1"></span>**INPUT CAPACITOR**

 $V$ oripple

The TPS54519 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μF of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54519. The input ripple current can be calculated using [Equation 30](#page-20-2).

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the maximum input voltage. For this example, one 10 μF and one 0.1 μF 10 V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using [Equation 31.](#page-20-3) Using the design example values, Ioutmax=4 A, Cin=10 μF, Fsw=1 MHz, yields an input voltage ripple of 124 mV and a rms input ripple current of 2.45 A.

<span id="page-20-2"></span>lcrims = lout × 
$$
\sqrt{\frac{Vout}{Vinmin}}
$$
 ×  $\frac{(Vinmin - Vout)}{Vinmin}$   
\nΔVin =  $\frac{loutmax \times 0.25}{Cin \times fsw}$  (31)

#### <span id="page-20-3"></span>**SLOW START CAPACITOR**

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54519 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow start capacitor value can be calculated using [Equation 4](#page-12-0). For the example circuit, the slow start time is not too critical since the output capacitor value is  $2 \times 47 \mu$ F which does not require much current to charge to 1.8 V. The example circuit has the slow start time set to an arbitrary value of 2.5 ms which requires a 10 nF capacitor. In TPS54519, Iss is 2.4 μA and Vref is 0.6 V.



### **BOOTSTRAP CAPACITOR SELECTION**

A 0.1 μF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

### **UNDER VOLTAGE LOCK OUT SET POINT**

The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54519. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above  $2.794$  V (V<sub>START</sub>). After the regulator starts switching, it should continue to do so until the input voltage falls below 2.595 V  $(V_{\text{STOP}})$ .

The programmable UVLO and enable voltages are set using a resistor divider between Vin and ground to the EN pin. [Equation 2](#page-11-1) and [Equation 3](#page-11-2) can be used to calculate the resistance values necessary. From [Equation 2](#page-11-1) and [Equation 3](#page-11-2), a 14.3 kΩ between Vin and EN and a 11.5 kΩ between EN and ground are required to produce the 2.794 and 2.595 volt start and stop voltages.

### **OUTPUT VOLTAGE AND FEEDBACK RESISTORS SELECTION**

<span id="page-21-0"></span>For the example design, 100 kΩ was selected for R6. Using [Equation 32,](#page-21-0) R7 is calculated as 80 kΩ. The nearest standard 1% resistor is 80.5 kΩ.

$$
R7 = \frac{Vref}{Vo - Vref} R6
$$
 (32)

Due to the internal design of the TPS54519, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by [Equation 33](#page-21-1)

<span id="page-21-1"></span>
$$
Volume = \big( \text{Ontimemin} \times \text{Fsmax} \times \big( \text{Vinmax} - \big( \text{Ioutmin} \times \big( 2 \times \text{RDS} \big) \big) \big) \big) - \big( \text{Ioutmin} \times \big( \text{RL} + \text{RDS} \big) \big)
$$

Where:

Voutmin = minimum achievable output voltage Ontimemin = minimum contollable on-time (60 ns typical. 110 nsec no load) Fsmax = maximum switching frequency including tolerance Vinmax = maximum input voltage Ioutmin = minimum load current RDS = minimum high side MOSFET on resistance (30 - 44 m $\Omega$ ) RL = series resistance of output inductor (33)

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by [Equation 34](#page-22-0)



<span id="page-22-0"></span>Voutmax = (1 – (Offtimemax × Fsmax ))× (Vinmin – (loutmax × (2 × RDS ))) – loutmax × (RL + RDS )

Where:

Voutmax = maximum achievable output voltage

Offtimeman = maximum off time (60 nsec typical)

Fsmax = maximum switching frequency including tolerance

Vinmin = minimum input voltage

Ioutmax = maximum load current

RDS = maximum high side MOSFET on resistance (60 - 70 m $\Omega$ )

RL = series resistance of output inductor (34) (34)

#### **COMPENSATION**

There are several possible methods to design closed loop compensation for dc/dc converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at -20 dB/decade above the modulator pole frequency. The power stage phase is 0 degrees at low frequencies and starts to fall one decade above the modulator pole frequency reaching a minimum of -90 degrees one decade above the modulator pole frequency. The modulator pole is a simple pole shown in [Equation 35](#page-22-1)

$$
fp \mod = \frac{\text{loutmax}}{2\pi \times \text{Vout} \times \text{Cout}}
$$

(35)

<span id="page-22-1"></span>For the TPS54519 most circuits will have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics will deviate from the ideal approximations. The phase loss of the power stage will now approach -180 degrees, making compensation more difficult. The power stage transfer function can be solved but it is a tedious hand calculation that does not lend itself to simple approximations. It is best to use Pspice or TINA-TI to accurately model the power stage gain and phase so that a reliable compensation circuit can be designed. That is the technique used in this design procedure. Using the pspice model of (insert link here). Apply the values calculated previously to the output filter components of L1, C8 and C9. Set Rload to the appropriate value. For this design,  $L1 = 1.2 \mu H$ . C8 and C9 use the derated capacitance value of 43 μF, and the ESR is set to 3 mohm. The Rload resistor is 1.8 / 5 = 21.6 mΩ. Now the power stage characteristic can be plotted as shown in [Figure 28](#page-22-2)



**Figure 28. Power Stage Gain and Phase Characteristics**

<span id="page-22-2"></span>For this design, the intended crossover frequency is 70 kHz. From the power stage gain and phase plots, the gain at 70 kHz is -9.79 dB and the phase is -131.87 degrees. For 60 degrees of phase margin, additional phase boost from a feed forward capacitor in parallel with the upper resistor of the voltage set point divider will be required. R3 sets the gain of the compensated error amplifier to be equal and opposite the power stage gain at crossover. The required value of R3 can be calculated from [Equation 36.](#page-23-0)

Copyright © 2011–2013, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAT3A&partnum=TPS54519)* 23

**[TPS54519](http://www.ti.com/product/tps54519?qgpn=tps54519)**

SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013 **[www.ti.com](http://www.ti.com)**

<span id="page-23-0"></span>
$$
R3 = \frac{10^{-G_{PWRSTG}}}{gm_{EA}} \cdot \sqrt{\frac{V_{out}}{V_{REF}}}
$$
(36)

To maximize phase gain, the compensator zero is placed one decade below the crossover frequency of 70 kHz. The required value for C5 is given by [Equation 37](#page-23-1).

<span id="page-23-1"></span>
$$
C5 = \frac{1}{2 \cdot \pi \cdot R3 \cdot \frac{F_{CO}}{10}}
$$
 (37)

To maximize phase gain the high frequency pole is not implemented and C4 is not populated. The pole can be useful to offset the ESR of aluminum electrolytic output capacitors. If desired the value for C4 can be calculated from [Equation 38.](#page-23-2)

<span id="page-23-2"></span>
$$
C4 = \frac{1}{2 \cdot \pi \cdot R3 \cdot F_P}
$$
 (38)

For maximum phase boost, the pole frequency  $F_P$  will typically be one decade above the intended crossover frequency  $F_{CO}$ .

The feed forward capacitor C10, is used to increase the phase boost at crossover above what is normally available from Type II compensation. It places an additional zero/pole pair located at [Equation 39](#page-23-3) and [Equation 40.](#page-23-4)

<span id="page-23-4"></span><span id="page-23-3"></span>
$$
F_Z = \frac{1}{2 \cdot \pi \cdot C 10 \cdot R6}
$$
\n
$$
F_P = \frac{1}{2 \cdot \pi \cdot C 10 \cdot R6 \parallel R7}
$$
\n(39)

This zero and pole pair is not independent. Once the zero location is chosen, the pole is fixed as well. For optimum performance, the zero and pole should be located symmetrically about the intended crossover frequency. The required value for C10 can calculated from [Equation 41](#page-23-5).

<span id="page-23-5"></span>
$$
C10 = \frac{1}{2 \cdot \pi \cdot R6 \cdot F_{CO} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}
$$
\n(41)

For this design the calculated values for the compensation components are R3 = 23.8 k $\Omega$ , C5 = 959 pF and C10 = 197 pF. Using standard values, the compensation components are R3 = 23.7 kQ ,C5 = 1000 pF and C10 = 220 pF.

#### **APPLICATION CURVES**





100 90 80 70 Efficiency (%) Efficiency (%) 60 50 40 30 20  $V_{IN}$  = 3.3 V 10 •  $V_{IN} = 5 V$  $_{0.001}^{0}$ 0.001 0.01 0.1 1 Output Current (A) G002



 $V_{OUT}$  = 50 mV/div (ac coupled)  $I_{OUT}$  = 2 A/div Slew rate =  $0.5 \text{ A/}\mu\text{s}$ 

**Time = 200 µs/div**





**POWER DOWN VOUT, VIN POWER UP VOUT, EN** 

TRANSIENT RESPONSE, 2 A STEP **POWER UP VOUT, VIN** 









## **[TPS54519](http://www.ti.com/product/tps54519?qgpn=tps54519)**



#### SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013 **[www.ti.com](http://www.ti.com)**











# $-60$   $-60$   $100$ −50



0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 Output Current (A)

#### N 40 m m 30 20 Ш Gain (dB) 10 TIII 0 TTTI −10

50 60

 $V_{\text{OUT}}$  = 20 mV/div (ac coupled)

 $PH = 2$  V/div

 $\overline{\phantom{a}}$  $\Box$ Im UT THI TTTT ITN  $\perp \parallel \parallel \parallel$ ШШ −20  $\perp$  $\perp$ Ш −30 −40

<u>iadin</u>

**Time = 500 ns/div**



 $\perp \perp \perp$ 







−1 −0.8 −0.6 −0.4 −0.2 0 0.2 0.4 0.6 0.8 1

Output Voltage Deviation (%)

Output Voltage Deviation (%)

G003

Gain Phase

Phase (°)





 $I_{\text{OUT}} = 5 \text{ A}$ **Figure 41. Thermal Image**

#### **POWER DISSIPATION ESTIMATE**

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC (Ptot) includes conduction loss (Pcon), dead time loss (Pd), switching loss (Psw), gate drive loss (Pgd) and supply current loss (Pq).

Pcon =  $10^2 \times$  Rdson\_temp  $Pd = fsw \times lout \times 0.7 \times 40 \times 10^{-9}$ Psw =  $0.5 \times$  Vin  $\times$  Io  $\times$  fsw  $\times$  7  $\times$  10<sup>-9</sup> Pgd =  $2 \times$  Vin  $\times$  6  $\times$  10<sup>-9</sup>  $\times$  fsw  $Pq = 455 \times 10^{-6} \times$  Vin

Where:

IOUT is the output current (A). Rdson is the on-resistance of the high-side MOSFET  $(Ω)$ . VOUT is the output voltage (V). VIN is the input voltage (V). fsw is the switching frequency (Hz).

#### So

 $Ptot = Pcon + Pd + Psw + Pgd + Pq$ 

For given TA,

 $TJ = TA + Rth \times Ptot$ 

For given TJMAX =  $140^{\circ}$ C

 $TAmax = TJ$  max  $- Rth \times Ptot$ 

Where:

Ptot is the total device power dissipation (W). TA is the ambient temperature (°C). TJ is the junction temperature (°C). Rth is the thermal resistance of the package (°C/W). TJMAX is maximum junction temperature (°C). TAMAX is maximum ambient temperature (°C).

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.



### **LAYOUT**

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Care should be taken to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See [Figure 42](#page-28-0) for a PCB layout example. The GND pins and AGND pin should be tied directly to the power pad under the IC. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top side ground area along with any additional internal ground planes must provide adequate heat dissipating area.

Locate the input bypass capacitor as close to the IC as possible. The PH pin should be routed to the output inductor. Since the PH connection is the switching node, the output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The boot capacitor must also be located close to the device. The sensitive analog ground connections for the feedback voltage divider, compensation components, slow start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown. The RT pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.





# VIA to Ground Plane

<span id="page-28-0"></span>**Figure 42. PCB Layout Example**

## **REVISION HISTORY**

NOTE: Page numbers of current revision may differ from previous versions.





### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Aug-2022



**TEXAS** 

#### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Feb-2023



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **RTE 16 WQFN - 0.8 mm max height**

**3 x 3, 0.5 mm pitch** PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







# **PACKAGE OUTLINE**

# **RTE0016F WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

![](_page_35_Picture_10.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **RTE0016F WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_36_Figure_4.jpeg)

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

![](_page_36_Picture_8.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **RTE0016F WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_37_Figure_4.jpeg)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

![](_page_37_Picture_6.jpeg)

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated