SCBS664B - APRIL 1996 - REVISED MAY 1997

 Members of the Texas Instruments Widebus™ Family 	SN54ABTH16823 WD PACKAGE SN74ABTH16823 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V 	
Using Machine Model (C = 200 pF, R = 0)	1Q1 [] 3 54 [] 1D1 GND [] 4 53 [] GND
 Typical V_{OLP} (Output Ground Bounce) < 1 V 	1Q2 5 52 1D2
at V _{CC} = 5 V, T _A = 25°C	$1Q3 \begin{bmatrix} 6 \\ 51 \end{bmatrix} 1D3$
 High-Impedance State During Power Up 	
and Power Down	1Q4 [] 8 49 [] 1D4 1Q5 [] 9 48 [] 1D5
 Distributed V_{CC} and GND Pin Configuration 	1Q6 [10 47] 1D6
Minimizes High-Speed Switching Noise	GND [] 11 46 [] GND
 Flow-Through Architecture Optimizes PCB 	1Q7 [12 45] 1D7
Layout	1Q8 13 44 1D8
 High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) 	1Q9 🛛 14 43 🗍 1D9
 Bus Hold on Data Inputs Eliminates the 	2Q1 🛛 15 42 🕽 2D1
Need for External Pullup/Pulldown	2Q2 🛛 16 🛛 41 🗋 2D2
Resistors	2Q3 [] 17 40 [2D3
Package Options Include Plastic 300-mil	GND [] 18 39 [] GND
Shrink Small-Outline (DL) and Thin Shrink	2Q4 [19 38] 2D4
Small-Outline (DGG) Packages and 380-mil	2Q5 20 37 2D5
Fine-Pitch Ceramic Flat (WD) Package	2Q6 21 36 2D6
Using 25-mil Center-to-Center Spacings	V_{CC} 22 35 V_{CC}
description	2Q7
description	GND 225 32 GND
The set of the first first set of set and the set of the	

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABTH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CLKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CLKEN} high disables the clock buffer, latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

31 2D9

29 20 LK

30 2CLKEN

2Q9 26

20E 27

2CLR 🛛 28

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABTH16823 is characterized for operation from -40° C to 85° C.

	(each 9-bit flip-flop)									
	OUTPUT									
OE	CLR	CLKEN	CLK	D	Q					
L	L	Х	Х	Х	L					
L	Н	L	\uparrow	Н	Н					
L	Н	L	\uparrow	L	L					
L	Н	L	L	Х	Q ₀					
L	Н	Н	Х	Х	Q ₀					
Н	Х	Х	Х	Х	Z					

FUNCTION TABLE
(each 9-bit flin-flon)



SN54ABTH16823, SN74ABTH16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS664B - APRIL 1996 - REVISED MAY 1997

logic symbol[†]


1 <mark>0E</mark>	2	EN1		
1CLR	1	R2		
1CLKEN	55	G3		
1CLK	56	> 3C4		
20E	27	EN5		
20E	28	R6		
2CLR 2CLKEN	30			
	29	G7		
2CLK		► 7C8		
1D1	54	4D 1, 2 ▽	3	1Q1
1D2	52		5	1Q2
1D3	51		6	1Q3
1D4	49		8	1Q4
1D5	48		9	1Q5
1D6	47		10	1Q6
1D7	45		12	1Q7
1D8	44		13	1Q8
1D9	43		14	1Q9
2D1	42	8D 5,6 ▽	15	2Q1
2D1 2D2	41	3 , 0 \vee	16	2Q2
2D2 2D3	40		17	2Q2
2D3 2D4	38		19	2Q3
2D4 2D5	37		20	2Q4
2D3 2D6	36		21	
2D6 2D7	34	<u> </u>	23	2Q6 2Q7
2D7 2D8	33]	24	2Q7 2Q8
	31	 	26	
2D9				2Q9

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS664B - APRIL 1996 - REVISED MAY 1997

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABTH16823	0.5 V to 7 V 0.5 V to 5.5 V 96 mA
SN74ABTH16823	
Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN54ABTH16823, SN74ABTH16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS664B – APRIL 1996 – REVISED MAY 1997

recommended operating conditions (see Note 3)

			SN54ABTH	H16823	SN74ABT	116823	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS664B - APRIL 1996 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER	TESTO		Т	A = 25°C		SN54ABT	H16823	SN74ABTH	UNIT	
PA	RAMEIER		ONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj =18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		V
VOH			I _{OH} = -24 mA	2			2				v
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
Vei		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj		$V_{CC} = 0$ to 5.5 V	V, $V_I = V_{CC}$ or GND			±1		±1		±1	μA
1.0	`	V _{CC} = -4.5 V	V _I = 0.8 V	100			100		100		μA
ll(hold)	VCC = -4.5 V	V _I = 2 V	-100			-100		-100		μА
IOZPL	‡ ₍	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}} = \text{X}$				±50		±50		±50	μA
IOZPE) [‡]	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{OE} = X$				±50		±50		±50	μΑ
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$				10**		50		10	μΑ
IOZL		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$				-10**		-50		-10	μA
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
ΙΟ§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
	Outputs high					0.5		0.5		0.5	
Icc	Outputs low	V _{CC} = 5.5 V, I _O				80		80		80	mA
	Outputs disabled	$V_{I} = V_{CC} \text{ or } GN$	D			0.5		0.5		0.5	1174
∆ICC	Γ	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA
Ci		V _I = 2.5 V or 0.5	5 V		4						pF
Co		$V_{O} = 2.5 V \text{ or } 0.100$.5 V		8.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** These limits apply only to the SN74ABTH16823.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS664B - APRIL 1996 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} =	= 5 V, 25°C	SN54ABT	H16823	SN74ABT	H16823	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f _{clock} Clock frequency			150	0	150	0	150	MHz	
t Dulas duration		CLR low	3.3		3.3		3.3			
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		ns	
		CLR inactive	1.6		2		1.6			
t _{su}	Setup time before CLK↑	Data	1.7		1.7		1.7		ns	
		CLKEN low	2.8		2.8		2.8			
		Data	1.2		1.2		1.2			
th	Hold time after CLK↑	CLKEN low	0.6		0.6		0.6		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
^t PLH	CLK	Q	1.6	3.9	5.5	1.6	7.7	ns
^t PHL	OER	4	2.1	3.9	5.4	2.1	6.4	
^t PHL	CLR	Q	1.9	4.1	6	1.9	6.9	ns
^t PZH	OE	0	1	3.1	4.2	1	5.1	ns
tPZL	ÛE	Q	1.5	3.5	4.6	1.5	5.7	115
^t PHZ	ŌĒ	Q	2.2	4.3	6	2.2	6.8	ne
tPLZ	UE	2	1.6	4.3	6.4	1.6	9.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т/	CC = 5 V A = 25°C	!, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
^t PLH	CLK	Q	1.6	3.9	5.5	1.6	6.8	ns
^t PHL	OLK	Q	2.1	3.9	5.4	2.1	6	
^t PHL	CLR	Q	1.9	4.1	6	1.9	6.7	ns
^t PZH	OE	Q	1	3.1	4.2	1	4.9	ns
^t PZL	ÛE	Q	1.5	3.5	4.6	1.5	5.5	115
^t PHZ	OE	Q	2.2	4.3	5.6	2.2	6.1	ne
^t PLZ	UE	, v	1.6	4.3	6.4	1.6	8.7	ns



SCBS664B - APRIL 1996 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABTH16823DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH16823	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION


REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal

TAPE AND REEL INFORMATION

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABTH16823DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABTH16823DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated