











**SN74LVC16374A** 

SCAS728B-OCTOBER 2003-REVISED SEPTEMBER 2014

# SN74LVC16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs

#### **Features**

- Member of the Texas Instruments Widebus™
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

# **Applications**

- Servers
- PCs and Notebooks
- **Network Switches**
- Electronic Points of Sale

## 3 Description


This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SSOP (48)	15.80 mm × 7.50 mm
SN74LVC16374A	TSSOP (48)	12.50 mm × 6.10 mm
	TVSOP (48)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic



To Seven Other Channels



To Seven Other Channels



# **Table of Contents**

1	Features 1	9 Deta	ailed Description	
2	Applications 1	9.1	Overview	1
3	Description 1	9.2	Functional Block Diagram	1
4	Simplified Schematic 1	9.3	Feature Description	1
5	Revision History2	9.4	Device Functional Modes	1
6	Pin Configuration and Functions	10 App	plication and Implementation	12
7	Specifications	10.1	Application Information	13
'	7.1 Absolute Maximum Ratings	10.2	2 Typical Application	1
	g .	11 Pov	wer Supply Recommendations	13
	7.2 Handling Ratings		out	
	7.4 Thermal Information	12.1	Layout Guidelines	13
	7.5 Electrical Characteristics 8		2 Layout Example	
	7.6 Timing Requirements 8		vice and Documentation Support	
	7.7 Switching Characteristics	13.1	Trademarks	14
	7.8 Operating Characteristics	13.2	2 Electrostatic Discharge Caution	14
	7.9 Typical Characteristics	13.3	Glossary	14
8	Parameter Measurement Information		chanical, Packaging, and Orderable ormation	14


# 5 Revision History

CI	nanges from Revision A (October 2005) to Revision B	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Changed I <sub>off</sub> bullet in Features	1
•	Added Applications	1
•	Added Pin Functions table	3
•	Added Handling Ratings table	<del>(</del>
	Changed MAX operating temperature to 125°C in Recommended Operating Conditions.	
•	Added Thermal Information table.	7
•	Added Typical Characteristics section	
•	Added Detailed Description section	11
•	Added Application and Implementation section	12
•	Added Power Supply Recommendations and Layout sections	13



# 6 Pin Configuration and Functions





#### **Pin Functions**

PIN		1/0	PECOPIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	1 <del>0E</del>	_	Output Enable 1	
2	1Q1	0	1Q1 Output	
3	1Q2	0	1Q2 Output	
4	GND	_	Ground Pin	
5	1Q3	0	1Q3 Output	
6	1Q4	0	1Q4 Output	
7	V <sub>CC</sub>	_	Power Pin	
8	1Q5	0	1Q5 Output	
9	1Q6	0	1Q6 Output	
10	GND	_	Ground Pin	
11	1Q7	0	1Q7 Output	
12	1Q8	0	1Q8 Output	
13	2Q1	0	2Q1 Output	
14	2Q2	0	2Q2 Output	
15	GND		Ground Pin	
16	2Q3	0	2Q3 Output	
17	2Q4	0	2Q4 Output	
18	V <sub>CC</sub>	_	Power Pin	




# Pin Functions (continued)

PI	N		
NO.	NAME	I/O	DESCRIPTION
19	2Q5	0	2Q5 Output
20	2Q6	0	2Q6 Output
21	GND	1	Ground Pin
22	2Q7	0	2Q7 Output
23	2Q8	0	2Q8 Output
24	2 <del>OE</del>	0	Output Enable 2
25	2CLK	1	Clock 2
26	2D8	1	2D8 Input
27	2D7	1	2D7 Input
28	GND	_	Ground Pin
29	2D6	1	2D6 Input
30	2D5	1	2D5 Input
31	$V_{CC}$		Power Pin
32	2D4	1	2D4 Input
33	2D3	1	2D3 Input
34	GND	ı	Ground Pin
35	2D2	1	2D2 Input
36	2D1	1	2D1 Input
37	1D8	1	1D8 Input
38	1D7	1	1D7 Input
39	GND	ı	Ground Pin
40	1D6	1	1D6 Input
41	1D5	1	1D5 Input
42	$V_{CC}$	_	Power Pin
43	1D4	1	1D4 Input
44	1D3	1	1D3 Input
45	GND	_	Ground Pin
46	1D2	[	1D2 Input
47	1D1	-	1D1 Input
48	1CLK	1	Clock 1



GQL OR ZQL PACKAGE (TOP VIEW)




# Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 <del>0E</del>	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	$V_{CC}$	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	$V_{CC}$	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2CLK

#### (1) NC - No internal connection

# GRD OR ZRD PACKAGE (TOP VIEW)



# Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 <del>OE</del>	1CLK	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	$V_{CC}$	V <sub>CC</sub>	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	$V_{CC}$	$V_{CC}$	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 <del>OE</del>	2CLK	NC	2D8

(1) NC - No internal connection

Submit Documentation Feedback



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-in	Voltage range applied to any output in the high-impedance or power-off state (2)		6.5	V
Vo	Voltage range applied to any output in the high o	or low state (2) (3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	Continuous output current		±50	mA
	Continuous current through each $V_{\text{CC}}$ or GND			±100	mA

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	age temperature range			°C
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
\/	Supply voltage	Operating	1.65	3.6	V	
$V_{CC}$	Supply voltage	Data retention only	1.5			
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
V <sub>I</sub>	Input voltage	·	0	5.5	V	
V <sub>O</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	V	
		3-state	0	5.5		
		V <sub>CC</sub> = 1.65 V		-4	_	
	High level autout august	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Lauria and and an entrance	V <sub>CC</sub> = 2.3 V		8	1	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

## 7.4 Thermal Information

			SN74LVC16374A			
	THERMAL METRIC <sup>(1)</sup>	DL	DGV	DGG	UNIT	
			48 PINS			
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	68.4	78.4	64.3		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.7	30.7	17.6		
$R_{\theta JB}$	Junction-to-board thermal resistance	41.0	41.8	31.5	00/11	
ΨЈТ	Junction-to-top characterization parameter	12.3	3.8	1.1	°C/W	
ΨЈВ	Junction-to-board characterization parameter	40.4	41.3	31.2		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	TIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
	$I_{OH} = -100 \ \mu A$		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
M	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		٧
$V_{OH}$	1. 12 mA		2.7 V	2.2		V
	$I_{OH} = -12 \text{ mA}$		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 4 mA		1.65 V		0.45	V
$V_{OL}$	$I_{OL} = 8 \text{ mA}$		2.3 V		0.7	
	I <sub>OL</sub> = 12 mA		2.7 V		0.4	
	I <sub>OL</sub> = 24 mA		3 V		0.55	
$I_{l}$	$V_{I} = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±5	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$		0		±10	μA
I <sub>OZ</sub>	$V_{O} = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±10	μΑ
	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		20	
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	$I_O = 0$	3.6 V		20	μΑ
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		2.7 V to 3.6 V		500	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V	5		pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V	6.5		pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. (2) This applies in the disabled state only.

## 7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		150		150		150		150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.4		1.6		1.9		1.9		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.8		1		1.1		1.9		ns

## 7.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		150		MHz
t <sub>pd</sub>	CLK	Q	1	6.5	1	4.3	1	4.9	1.5	4.5	ns
t <sub>en</sub>	ŌĒ	Q	1	6.7	1	4.7	1	5.3	1.5	4.6	ns
t <sub>dis</sub>	ŌĒ	Q	1	10.7	1	5	1	6.1	1.5	5.5	ns
t <sub>sk(o)</sub>				1		1		1		1	ns

Product Folder Links: SN74LVC16374A





# 7.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
0	Power dissipation capacitance	Outputs enabled	f 10 MH-	47	52	58	pF	
C <sub>pd</sub>	per flip-flop	Outputs disabled	f = 10 MHz	21	23	24		


# 7.9 Typical Characteristics








#### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**INPUT**  $\mathbf{V}_{\!\Delta}$  $R_{\mathsf{L}}$  $v_{cc}$  $V_M$ V<sub>LOAD</sub>  $C_L$ ۷ı  $t_r/t_f$  $\nu_{\text{cc}}$ 1.8 V ± 0.15 V  $v_{cc}$ ≤2 ns V<sub>CC</sub>/2 30 pF 1  $k\Omega$ 0.15 V  $v_{cc}$  $v_{cc}$ **500** Ω 0.15 V 2.5 V ± 0.2 V ≤**2** ns V<sub>CC</sub>/2 30 pF **500** Ω 2.7 V 2.7 V ≤2.5 ns 1.5 V 6 V 50 pF 0.3 V 3.3 V ± 0.3 V 2.7 V ≤2.5 ns 1.5 V 6 V 500  $\Omega$ 0.3 V 50 pF



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



# 9 Detailed Description

#### 9.1 Overview

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC16374A device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.


OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

Table 3. Function Table (Each Flip-Flop)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	<b>↑</b>	L	L
L	H or L	Χ	$Q_0$
Н	Χ	Χ	Z



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SN74LVC16374A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V; therefore, making it ideal for driving multiple outputs and good for high speed applications up to 150 MHz. The inputs are 5.5-V tolerant allowing the device to translate down to  $V_{CC}$ .

# 10.2 Typical Application




Figure 4. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

## 10.2.2 Detailed Design Procedure


- 1. Recommended input conditions
  - Rise time and fall time specs: See  $(\Delta t/\Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend output conditions
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



## **Typical Application (continued)**

#### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F bypass capacitor is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 6 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

## 12.2 Layout Example




Figure 6. Layout Diagram

Submit Documentation Feedback



# 13 Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

14-Feb-2021

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					, ,	(6)			, ,	
SN74LVC16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LD374A	Samples
SN74LVC16374ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

14-Feb-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC16374ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVC16374ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVC16374ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC16374ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC16374ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74LVC16374ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC16374ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated