14-Stage Binary Ripple Counter With Oscillator

High−Performance Silicon−Gate CMOS

The MC74HC4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 14 master−slave flip−flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip−flop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negative−going edge of the Osc In. The active−high Reset is asynchronous and disables the oscillator to allow very low power consumption during stand−by operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- \bullet Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates
- These Devices are Pb−Free, Halogen Free and are RoHS Compliant

ON Semiconductor®

http://onsemi.com

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [2](#page-1-0) of this data sheet.

FUNCTION TABLE

Pinout: 16−Lead Plastic Package (Top View)

ORDERING INFORMATION

ÜFor information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb−Free.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

applied to the device are individual stress limit values (not normal operating conditions) and are ÎÎÎÎÎ ²⁶⁰ Maximum ratings are those values beyond which device damage can occur. Maximum ratings not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 \uparrow Derating – Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: -7 mW/ \degree C from 65 \degree to 125 \degree C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

2.0 V by driving Pin 11 with an external clock source. *The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at

DC CHARACTERISTICS (Voltages Referenced to GND)

DC CHARACTERISTICS (Voltages Referenced to GND)

$\mathbf{AC}\ \mathbf{CHARACTERISTICS}\ (C_\mathsf{L}\ =\ 50\ \mathsf{pF}\ \mathsf{Input}\ \mathsf{t}_\mathsf{f}=\mathsf{t}_\mathsf{f}=\ \mathsf{6}\ \mathsf{ns})$

$\textbf{AC CHARACTERISTICS}$ (C_L = 50 pF, Input t_r = t_f = 6 ns) – **continued**

 * For T_A = 25°C and C_L = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

 V_{CC} = 2.0 V: tp = [93.7 + 59.3 (n−1)] ns V_{CC} = 4.5 V: tp = [30.25 + 14.6 (n−1)] ns

 V_{CC} = 3.0 V: t_P = [61.5+ 34.4 (n−1)] ns V_{CC} = 6.0 V: t_P = [24.4 + 12 (n−1)] ns

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

PIN DESCRIPTIONS

INPUTS

Osc In (Pin 11)

Negative−edge triggering clock input. A high−to−low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

Reset (Pin 12)

Active−high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

OUTPUTS

Q4óQ10, Q12−Q14 (Pins 7, 5, 4, 6, 13, 15, 1, 2, 3)

Active−high outputs. Each Qn output divides the Clock input frequency by 2^N . The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

Osc Out 1, Osc Out 2 (Pins 9, 10)

Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator. When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6, Osc Out 2 must be left open circuited.

SWITCHING WAVEFORMS

*Includes all probe and jig capacitance

Figure 3. Figure 4. Test Circuit

Figure 7. Pierce Crystal Oscillator Circuit

TABLE 1. CRYSTAL OSCILLATOR AMPLIFIER SPECIFICATIONS (T_A = 25°C; Input = Pin 11, Output = Pin 10)

PIERCE CRYSTAL OSCILLATOR DESIGN

Value are supplied by crystal manufacturer (parallel resonant crystal).

Figure 8. Equivalent Crystal Networks

NOTE: C = C1 + C_{in} and R = R1 + R_{out}. C_o is considered as part of the load. $\textsf{C}_{\textsf{a}}$ and $\textsf{R}_{\textsf{f}}$ typically have minimal effect below 2MHz.

Values are listed in Table 1.

Figure 9. Series Equivalent Crystal Load Figure 10. Parasitic Capacitances of the Amplifier

DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2MHz where Z is a resistor R1. Above 2MHz, additional impedance elements should be considered: $C_{\rm out}$ and $C_{\rm a}$ of the amp, feedback resistor $R_{\rm f}$, and amplifier phase shift error from 180°C.

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$
Z_{e} = \frac{-jX_{C_{0}}(R_{s} + jX_{L_{s}} - jX_{C_{s}})}{-jX_{C_{0}} + R_{s} + jX_{L_{s}} - jX_{C_{s}}} = R_{e} + jX_{e}
$$

Reactance iX_e should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum R_s for the crystal should be used in the equation.

Step 2: Determine β, the attenuation, of the feedback network. For a closed-loop gain of $2, A_v\beta = 2, \beta = 2/A_v$ where A_v is the gain of the HC4060A amplifier.

Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32pF at the required frequency.

Step 4: Determine the required Q of the system, and calculate R_{load}, For example, a manufacturer specifies a crystal Q of 100,000. In-circuit Q is arbitrarily set at 20% below crystal Q or 80,000. Then $R_{load} = (2\pi f_0 L_S/Q) - R_s$ where L_s and R_s are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$
\beta = \frac{X_C \cdot X_{C2}}{R \cdot R_e + X_{C2} (X_e - X_C)}
$$
 (with feedback phase shift = 180°) (Eq 1)

$$
X_{e} = X_{C2} + X_{C} + \frac{R_{e}X_{C2}}{R} = X_{Cload}
$$
 (where the loading capacitor is an external load, not including C₀) (Eq 2)

$$
R_{load} = \frac{R X_{C_0} X_{C2} [(X_C + X_{C2})(X_C + X_{C_0}) - X_C (X_C + X_{C_0} + X_{C2})]}{X^2_{C2} (X_C + X_{C_0})^2 + R^2 (X_C + X_{C_0} + X_{C2})^2}
$$
(Eq 3)

Here R = R_{out} + R1. R_{out} is amp output resistance, R1 is Z. The C corresponding to X_C is given by C = C1 + C_{in}.

Alternately, pick a value for R1 (i.e, let $R1 = R_S$). Solve Equations 1 and 2 for C1 and C2. Use Equation 3 and the fact that $Q = 2\pi f_0 L_s / (R_s + R_{load})$ to find in-circuit Q. If Q is not satisfactory pick another value for R1 and repeat the procedure.

CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

SELECTING R^f

The feedback resistor, R_f , typically ranges up to 20M Ω . R_f determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as the first overtone. R_f must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.

D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.

D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

ALSO RECOMMENDED FOR READING:

E. Hafner, "The Piezoelectric Crystal Unit-Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.

PACKAGE DIMENSIONS

PDIP−16 CASE 648−08 ISSUE T

- NOTES:

1. DIMENSIONING AND TOLERANCING PER

2. CONTROLLING DIMENSION: INCH.

2. CONTROLLING DIMENSION

3. DIMENSION L TO CENTER OF LEADS

WHEN FORMED PARALLEL.

4. DIMENSION B DOES NOT INCLUDE

MOLD FLASH.

5. ROUNDED COR
-
-
-
-

PACKAGE DIMENSIONS

SOIC−16 CASE 751B−05 ISSUE K

-
-
-
- NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

2. CONTROLLING DIMENSION: MILLIMETER.

2. DIMENSIONS A AND B DO NOT INCLUDE MOLD

PROTRUSION.

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

5. DIMENSION D DOES NOT IN

SOLDERING FOOTPRINT

PACKAGE DIMENSIONS

TSSOP−16 CASE 948F−01 ISSUE B

G

SEATING PLANE −T−

D

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

MOLD FLASH OR GATE BURRS SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL

NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08
(0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL

CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

SOLDERING FOOTPRINT

H

DETAIL E

PACKAGE DIMENSIONS

SOEIAJ−16 CASE 966−01 ISSUE A

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE

MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15

(0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

ON Semiconductor and ^[BK] are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative