

#### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer





# 74VCX163245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

#### **Features**

- Bidirectional interface between busses ranging from 1.65V to 3.6V
- Supports Live Insertion and Withdrawal<sup>(1)</sup>
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±24mA @ 3.0V V<sub>CC</sub>
  - ±18mA @ 2.3V V<sub>CC</sub>
  - ±6mA @ 1.65V V<sub>CC</sub>
- Uses proprietary Quiet Series<sup>™</sup> noise/EMI reduction circuitry
- Functionally compatible with 74 series 16245
- Latchup performance exceeds 300mA
- ESD performance:
  - Human Body Model >2000V
  - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

#### Note:

 To ensure the high impedance state during power up or power down, OE<sub>n</sub> should be tied to V<sub>CCB</sub> through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver.

#### **General Description**

The VCX163245 is a dual supply, 16-bit translating transceiver that is designed for 2 way asynchronous communication between busses at different supply voltages by providing true signal translation. The supply rails consist of  $V_{\rm CCA}$ , which is a higher potential rail operating at 2.3V to 3.6V and  $V_{\rm CCB}$ , which is the lower potential rail operating at 1.65V to 2.7V. ( $V_{\rm CCB}$  must be less than or equal to  $V_{\rm CCA}$  for proper device operation). This dual supply design allows for translation from 1.8V to 2.5V busses to busses at a higher potential, up to 3.3V.

The Transmit/Receive (T/ $\overline{R}$ ) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable ( $\overline{OE}$ ) input, when HIGH, disables both A and B Ports by placing them in a High-Z condition. The A Port interfaces with the higher voltage bus (2.7V to 3.3V); The B Port interfaces with the lower voltage bus (1.8V to 2.5V). Also the VCX163245 is designed so that the control pins ( $T/\overline{R}_n$ ,  $\overline{OE}_n$ ) are supplied by V<sub>CCB</sub>.

The 74VCX163245 is suitable for mixed voltage applications such as notebook computers using a 1.8V CPU and 3.3V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Ordering Information**

Order Number	Package Number	Package Description
74VCX163245G <sup>(2)(3)</sup>	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74VCX163245MTD <sup>(3)</sup>	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


#### Notes:

- 2. Ordering code "G" indicates Trays.
- 3. Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

#### **Connection Diagram**

#### **Pin Assignment for TSSOP**



#### Pin Assignment for FBGA



(Top Thru View)


#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	B <sub>0</sub>	NC	T/R <sub>1</sub>	ŌE <sub>1</sub>	NC	A <sub>0</sub>
В	B <sub>2</sub>	B <sub>1</sub>	NC	NC	A <sub>1</sub>	A <sub>2</sub>
С	B <sub>4</sub>	В3	V <sub>CCB</sub>	V <sub>CCA</sub>	$A_3$	A <sub>4</sub>
D	B <sub>6</sub>	B <sub>5</sub>	GND	GND	A <sub>5</sub>	A <sub>6</sub>
E	B <sub>8</sub>	B <sub>7</sub>	GND	GND	A <sub>7</sub>	A <sub>8</sub>
F	B <sub>10</sub>	B <sub>9</sub>	GND	GND	A <sub>9</sub>	A <sub>10</sub>
G	B <sub>12</sub>	B <sub>11</sub>	V <sub>CCB</sub>	V <sub>CCA</sub>	A <sub>11</sub>	A <sub>12</sub>
Н	B <sub>14</sub>	B <sub>13</sub>	NC	NC	A <sub>13</sub>	A <sub>14</sub>
J	B <sub>15</sub>	NC	T/R <sub>2</sub>	ŌĒ <sub>2</sub>	NC	A <sub>15</sub>

#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
T/R <sub>n</sub>	Transmit/Receive Input
A <sub>0</sub> -A <sub>15</sub>	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>15</sub>	Side B Inputs or 3-STATE Outputs
NC	No Connect

#### **Logic Diagram**



#### **Truth Tables**

Inputs		
$\overline{OE}_1$ T/ $\overline{R}_1$		Outputs
L	L	Bus B <sub>0</sub> –B <sub>7</sub> Data to Bus A <sub>0</sub> –A <sub>7</sub>
L	Н	Bus A <sub>0</sub> –A <sub>7</sub> Data to Bus B <sub>0</sub> –B <sub>7</sub>
Н	Х	HIGH Z State on A <sub>0</sub> –A <sub>7</sub> , B <sub>0</sub> –B <sub>7</sub>

In	puts	
OE <sub>2</sub>	T/R <sub>2</sub>	Outputs
L	L	Bus B <sub>8</sub> –B <sub>15</sub> Data to Bus A <sub>8</sub> –A <sub>15</sub>
L	Н	Bus A <sub>8</sub> –A <sub>15</sub> Data to Bus B <sub>8</sub> –B <sub>15</sub>
Н	X	HIGH-Z State on A <sub>8</sub> -A <sub>15</sub> , B <sub>8</sub> -B <sub>15</sub>

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)


Z = High Impedance


#### VCX163245 Translator Power Up Sequence Recommendations

To guard against power up problems, some simple guidelines need to be adhered to. The VCX163245 is designed so that the control pins  $(T/\overline{R}_n, \overline{OE}_n)$  are supplied by  $V_{CCB}$ . Therefore the first recommendation is to begin by powering up the control side of the device,  $V_{CCB}$ . The  $\overline{OE}_n$  control pins should be ramped with or ahead of  $V_{CCB}$ , this will guard against bus contentions and oscillations as all A Port and B Port outputs will be disabled. To ensure the high impedance state during power up or power down,  $\overline{OE}_n$  should be tied to  $V_{CCB}$  through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver. Second, the  $T/\overline{R}_n$  control pins should be

placed at logic LOW (0V) level, this will ensure that the B-side bus pins are configured as inputs to help guard against bus contention and oscillations. B-side Data Inputs should be driven to a valid logic level (0V or  $V_{CCB}$ ), this will prevent excessive current draw and oscillations.  $V_{CCA}$  can then be powered up after  $V_{CCB}$ , however  $V_{CCA}$  must be greater than or equal to  $V_{CCB}$  to ensure proper device operation. Upon completion of these steps the device can then be configured for the users desired operation. Following these steps will help to prevent possible damage to the translator device as well as other system components.

#### **Logic Diagrams**





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CCA</sub>	Supply Voltage	-0.5V to +4.6V
V <sub>CCB</sub>		–0.5V to V <sub>CCA</sub>
V <sub>I</sub>	DC Input Voltage	-0.5V to +4.6V
V <sub>I/O</sub>	DC Output Voltage	
	Outputs 3-STATE	–0.5V to +4.6V
	A <sub>n</sub> Output Active <sup>(4)</sup>	-0.5V to V <sub>CCA</sub> + 0.5V
	B <sub>n</sub> Output Active <sup>(4)</sup>	-0.5V to V <sub>CCB</sub> + 0.5V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < 0V	–50mA
I <sub>OK</sub>	DC Output Diode Current	
	V <sub>O</sub> < 0V	–50mA
	V <sub>O</sub> > V <sub>CC</sub>	+50mA
I <sub>OH</sub> /I <sub>OL</sub>	DC Output Source/Sink Current	±50mA
	DC V <sub>CC</sub> or Ground Current	±100mA
I <sub>CC</sub> or Ground	Supply Pin	
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C

# Recommended Operating Conditions<sup>(5)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CCA</sub>	Power Supply <sup>(6)</sup>	2.3V to 3.6V
V <sub>CCB</sub>		1.65V to 2.7V
$V_{I}$	Input Voltage () @ OE, T/R	0V to V <sub>CCB</sub>
$V_{I/O}$	Input/Output Voltage ()	
	A <sub>n</sub>	0V to V <sub>CCA</sub>
	B <sub>n</sub>	0V to V <sub>CCB</sub>
$I_{OH}/I_{OL}$	Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
	V <sub>CCA</sub> = 3.0V to 3.6V	±24mA
	V <sub>CCA</sub> = 2.3V to 2.7V	±18mA
	V <sub>CCB</sub> = 2.3V to 2.7V	±18mA
	V <sub>CCB</sub> = 1.65V to 1.95V	±6mA
T <sub>A</sub>	Free Air Operating Temperature	-40°C to +85°C
Δt/ΔV	Minimum Input Edge Rate, V <sub>IN</sub> = 0.8V to 2.0V, V <sub>CC</sub> = 3.0V	10ns/V

#### Notes:

- 4. In Absolute Maximum Rating must be observed.
- 5. Unused inputs or I/O pins must be held HIGH or LOW. They may not float.
- 6. Operation requires:  $V_{CCB} \le V_{CCA}$

# DC Electrical Characteristics (1.65V < $V_{CCB} \le 1.95V$ , 2.3V < $V_{CCA} \le 2.7V$ )

Symbol	Paramo	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IHA</sub>	HIGH Level Input	A <sub>n</sub>	1.65–1.95	2.3–2.7		1.6		V
V <sub>IHB</sub>	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	1.65–1.95	2.3–2.7		0.65 x V <sub>CCB</sub>		V
V <sub>ILA</sub>	LOW Level Input	A <sub>n</sub>	1.65–1.95	2.3–2.7			0.7	V
V <sub>ILB</sub>	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	1.65–1.95	2.3–2.7			0.35 x V <sub>CCB</sub>	V
V <sub>OHA</sub>	HIGH Level Outpu	t Voltage	1.65–1.95	2.3–2.7	$I_{OH} = -100\mu A$	V <sub>CCA</sub> - 0.2		V
			1.65	2.3–2.7	I <sub>OH</sub> = -18mA	1.7		
V <sub>OHB</sub>	HIGH Level Outpu	t Voltage	1.65–1.95	2.3–2.7	$I_{OH} = -100\mu A$	V <sub>CCB</sub> - 0.2		V
			1.65–1.95	2.3	I <sub>OH</sub> = -6mA	1.25		
V <sub>OLA</sub>	Low Level Output	Voltage	1.65–1.95	2.3–2.7	I <sub>OL</sub> = 100μA		0.2	V
			1.65	2.3–2.7	I <sub>OL</sub> = 18mA		0.6	
V <sub>OLB</sub>	Low Level Output	Voltage	1.65–1.95	2.3–2.7	I <sub>OL</sub> = 100μA		0.2	V
			1.65–1.95	2.3	I <sub>OL</sub> = 6mA		0.3	
I <sub>I</sub>	Input Leakage Cur T/R	rent @ OE,	1.65–1.95	2.3–2.7	$0V \le V_I \le 3.6V$		±5.0	μΑ
l <sub>OZ</sub>	3-STATE Output Leakage		1.65–1.95	2.3–2.7	$\begin{aligned} & 0V \le V_O \le 3.6V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μΑ
I <sub>OFF</sub>	Power Off Leakage	e Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply per supply, V <sub>CCA</sub> /		1.65–1.95	2.3–2.7	$A_n = V_{CCA}$ or GND, $B_n$ , $\overline{OE}$ , & $T/\overline{R} = V_{CCB}$ or GND		20	μΑ
			1.65–1.95	2.3–2.7	$\begin{split} &V_{CCA} \leq An \leq 3.6V, \\ &V_{CCB} \leq B_n, \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per T/R, OE	r Input, B <sub>n</sub> ,	1.65–1.95	2.3–2.7	$V_I = V_{CCB} - 0.6V$		750	μA
	Increase in I <sub>CC</sub> pe	r Input, A <sub>n</sub>	1.65–1.95	2.3–2.7	$V_I = V_{CCA} - 0.6V$		750	μΑ

# DC Electrical Characteristics (1.65V < $V_{CCB} \le 1.95V$ , 3.0V < $V_{CCA} \le 3.6V$ )

Symbol	Parame	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IHA</sub>	HIGH Level Input	A <sub>n</sub>	1.65–1.95	3.0–3.6		2.0		V
V <sub>IHB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0-3.6		0.65 x V <sub>CCB</sub>		V
V <sub>ILA</sub>	LOW Level Input	A <sub>n</sub>	1.65–1.95	3.0-3.6			0.8	V
V <sub>ILB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0-3.6			0.35 x V <sub>CCB</sub>	V
V <sub>OHA</sub>	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	I <sub>OH</sub> = -100μA	V <sub>CCA</sub> - 0.2		V
			1.65	3.0-3.6	I <sub>OH</sub> = -24mA	2.2		
V <sub>OHB</sub>	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	$I_{OH} = -100\mu A$	V <sub>CCA</sub> - 0.2		V
			1.65–1.95	3.0	$I_{OH} = -6mA$	1.25		
V <sub>OLA</sub>	LOW Level Output	Voltage	1.65–1.95	3.0-3.6	I <sub>OL</sub> = 100μA		0.2	V
			1.65	3.0-3.6	I <sub>OL</sub> = 24mA		0.55	
V <sub>OLB</sub>	LOW Level Output	Voltage	1.65–1.95	3.0–3.6	I <sub>OL</sub> = 100μA		0.2	V
			1.65–1.95	3.0	I <sub>OL</sub> = 6mA		0.3	
I <sub>I</sub>	Input Leakage Current @ OE,		1.65–1.95	3.0–3.6	$0V \le V_I \le 3.6V$		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Le	eakage	1.65–1.95	3.0–3.6	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μA
I <sub>OFF</sub>	Power OFF Leaka	ge Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply per supply, V <sub>CCA</sub> /V		1.65–1.95	3.0–3.6	$A_n = V_{CCA}$ or GND, $B_n$ , $\overline{OE}$ , & $T/\overline{R} = V_{CCB}$ or GND		20	μA
			1.65–1.95	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6V, \\ &V_{CCB} \leq B_n, \ \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per T/R, OE,	Input, B <sub>n</sub> ,	1.65–1.95	3.0–3.6	$V_I = V_{CCB} - 0.6V$		750	μA
	Increase in I <sub>CC</sub> per	Input, A <sub>n</sub>	1.65–1.95	3.0–3.6	$V_I = V_{CCA} - 0.6V$		750	μA

# DC Electrical Characteristics (2.3V < $V_{CCB} \le 2.7V$ , $3.0V \le V_{CCA} \le 3.6V$ )

Symbol	Parame	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IHA</sub>	HIGH Level Input	A <sub>n</sub>	2.3–2.7	3.0–3.6		2.0		V
V <sub>IHB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	2.3–2.7	3.0–3.6		1.6		V
V <sub>ILA</sub>	LOW Level Input	A <sub>n</sub>	2.3–2.7	3.0–3.6			0.8	V
V <sub>ILB</sub>	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	2.3–2.7	3.0–3.6			0.7	V
V <sub>OHA</sub>	HIGH Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OH} = -100 \mu A$	V <sub>CCA</sub> - 0.2		V
			2.3	3.0–3.6	$I_{OH} = -24mA$	2.2		1
V <sub>OHB</sub>	HIGH Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OH} = -100 \mu A$	V <sub>CCB</sub> - 0.2		V
			2.3–2.7	3.0	I <sub>OH</sub> = -18mA	1.7		1
V <sub>OLA</sub>	LOW Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OL} = 100 \mu A$		0.2	V
			2.3	3.0-3.6	I <sub>OL</sub> = 24mA		0.55	1
V <sub>OLB</sub>	LOW Level Output	Voltage	2.3–2.7	3.0–3.6	I <sub>OL</sub> = 100μA		0.2	V
			2.3–2.7	3.0	I <sub>OL</sub> = 18mA		0.6	1
II	Input Leakage Cur T/R	rent @ OE,	2.3–2.7	3.0–3.6	$0V \le V_I \le 3.6V$		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Le	eakage @ A <sub>n</sub>	2.3–2.7	3.0–3.6	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCA}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μА
I <sub>OFF</sub>	Power OFF Leakag	ge Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply (per supply, V <sub>CCA</sub> /V		2.3–2.7	3.0–3.6	$A_n = V_{CCA}$ or GND, $B_n$ , $\overline{OE}$ , & $T/\overline{R} = V_{CCB}$ or GND		20	μА
			2.3–2.7	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6 V, \\ &V_{CCB} \leq B_n, \ \overline{OE}, \\ &T/\overline{R} \leq 3.6 V \end{split}$		±20	μА
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per T/R, OE	Input, B <sub>n</sub> ,	2.3–2.7	3.0–3.6	$V_{I} = V_{CCB} - 0.6V$		750	μА
	Increase in I <sub>CC</sub> per	Input, A <sub>n</sub>	2.3–2.7	3.0–3.6	$V_I = V_{CCA} - 0.6V$		750	μA

#### **AC Electrical Characteristics**

			$T_A = -40$ °C to +85°C, $C_L = 30$ pF, $R_L = 500\Omega$							
			5V to 1.95V, 3V to 2.7V	$V_{CCB} = 1.65V \text{ to } 1.95V, \ V_{CCA} = 3.0V \text{ to } 3.6V$		V <sub>CCB</sub> = 2.3V to 2.7V, V <sub>CCA</sub> = 3.0V to 3.6V				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units		
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay, A to B	1.5	5.8	1.5	6.2	0.8	4.4	ns		
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay, B to A	0.8	5.5	0.6	5.1	0.6	4.0	ns		
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time, OE to B	1.5	8.3	1.5	8.2	0.8	4.6	ns		
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time, OE to A	0.8	5.3	0.6	5.1	0.6	4.0	ns		
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time, OE to B	0.8	4.6	0.8	4.5	0.8	4.4	ns		
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time, OE to A	0.8	5.2	0.6	5.6	0.6	4.8	ns		
t <sub>osHL</sub> , t <sub>osLH</sub>	Output to Output Skew <sup>(7)</sup>		0.05		0.5		0.75	ns		

#### Note:

7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>osHL</sub>) or LOW-to-HIGH (t<sub>osLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	T <sub>A</sub> = +25°C Typical	Units	
V <sub>OLP</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	0.25	V	
	Peak V <sub>OL</sub> , A to B	1.8	3.3	$V_{IL} = 0V$	0.25	1	
		2.5	3.3		0.6	1	
V <sub>OLP</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	0.6	V	
	Peak V <sub>OL</sub> , B to A	1.8	3.3	$V_{IL} = 0V$	0.8	1	
		2.5	3.3		0.8	1	
V <sub>OLV</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	-0.25	V	
	Valley V <sub>OL</sub> , A to B	1.8	3.3	$V_{IL} = 0V$	-0.25		
		2.5	3.3		-0.6	1	
V <sub>OLV</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	-0.6	V	
	Valley V <sub>OL</sub> , B to A	1.8	3.3	$V_{IL} = 0V$	-0.8	1	
		2.5	3.3		-0.8	1	
V <sub>OHV</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	1.3	V	
	Valley V <sub>OH</sub> , A to B	1.8	3.3	$V_{IL} = 0V$	1.3	1	
		2.5	3.3		1.7	1	
V <sub>OHV</sub>	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	1.7	V	
	Valley V <sub>OH</sub> , B to A	1.8	3.3	$V_{IL} = 0V$	2.0		
		2.5	3.3		2.0		

### Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C	Units
C <sub>IN</sub>	Input Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$	6	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$ , $f = 10MHz$	20	pF

## **AC Loading and Waveforms**




Figure 1. AC Test Circuit

Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; $1.8V \pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




Figure 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic  $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$ 

DATA IN	*	V <sub>mi</sub> GND
	→ t <sub>pxx</sub>  ←	→ tpxx ←
DATA OUT	X_	-{ }

Figure 2. Waveform for Inverting and Non-inverting Functions  $t_R=t_F\leq 2.0 \text{ ns, } 10\% \text{ to } 90\%$ 

	V <sub>CC</sub>		
Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> / 2
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> / 2
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V




Figure 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic  $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$ 

#### **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.




Figure 5. 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A

#### Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.





Figure 6. 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative