



1.5-Gbps 2 × 2 LVDS CROSSPOINT SWITCH

FEATURES

- Designed for Signaling Rates (1) Up To 1.5 Gbps
- Total Jitter < 65 ps
- Pin-Compatible With SN65LVDS22 and SN65LVDM22
- 25 mV of Receiver Input Threshold Hysteresis Over 0-V to 4-V Common-Mode Range
- Inputs Electrically Compatible With CML, LVPECL and LVDS Signal Levels
- Propagation Delay Times, 900 ps Maximum
- LVDT Integrates 110-Ω Terminating Resistor
- Offered in SOIC and TSSOP

APPLICATIONS

- 10-G (OC-192) Optical Modules
- 622-MHz Central Office Clock Distribution
- Wireless Basestations
- Low Jitter Clock Repeater/Multiplexer
- Protection Switching for Serial Backplanes

The signlaing rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

FUNCTIONAL DIAGRAM


DESCRIPTION

The SN65LVDS122 and SN65LVDT122 are crosspoint switches that use low voltage differential signaling (LVDS) to achieve signaling rates as high as 1.5 Gbps. They are pin-compatible speed upgrades to the SN65LVDS22 and SN65LVDM22. The internal signal paths maintain differential signaling for high speeds and low signal skews. These devices have a 0-V to 4-V common-mode input range that accepts LVDS, LVPECL, or CML inputs. Two logic pins (S0 and S1) set the internal configuration between the differential inputs and outputs. This allows the flexibility to perform the following configurations: 2 x 2 crosspoint switch, 2:1 input multiplexer, 1:2 splitter or dual repeater/translator within a single device. Additionally, SN65LVDT122 incorporates a 110- Ω termination resistor for those applications where board space is a premium. Although these devices are designed for 1.5 Gbps, some applications at a 2-Gbps data rate can be supported depending on loading and signal quality.

The intended application of this device is ideal for loopback switching for diagnostic routines, fanout buffering of clock/data distribution provide protection in fault-tolerant systems, clock multiplexing in optical modules, and for overall signal boosting over extended distances.

The SN65LVDS122 and SN65LVDT122 are characterized for operation from -40°C to 85°C.

EYE PATTERNS OF OUTPUTS



Integrated Termination on SN65LVDT122 Only

Horizontal Scale= 200 ps/div



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65LVDS122 SN65LVDT122

SLLS525B-MAY 2002-REVISED JUNE 2004





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PACKAGE	TERMINATION RESISTOR	PART NUMBER ⁽¹⁾	SYMBOLIZATION
SOIC	No	SN65LVDS122D	LVDS122
SOIC	Yes	SN65LVDT122D	LVDT122
TSSOP	No	SN65LVDS122PW	LVDS122
TSSOP	Yes	SN65LVDT122PW	LVDT122

(1) Add the suffix R for taped and reeled carrier

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

				SN65LVDS122, SN65LVDT122
V _{CC}	Supply voltage range	(2)		–0.5 V to 4 V
		(A, B)		–0.7 V to 4.3 V
	Valtaga Kanga	V _A -V _B (LVDT only)		1 V
	Voltage range	(DE, S0, S1)		–0.5 V to 4 V
		(Y, Z)		-0.5 V to 4 V
		Human Body Model ⁽³⁾	A, B, Y, Z, and GND	±4 kV
	ESD	Human bouy woder	All pins	±2 kV
		Charged-Device Model ⁽⁴⁾	All pins	±1500 V
	Continuous power dis	ssipation		See Dissipation Rating Table
T _{stg}	Storage temperature	range	–65°C to 150°C	
	Lead temperature 1,6	6 mm (1/16 inch) from case for	10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal. Tested in accordance with JEDEC Standard 22, Test Method A114-A.7.

(3)

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3	3.3	3.6	V
V _{IH}	High-level input voltage	S0, S1, 1DE, 2DE	2		4	V
V _{IL}	Low-level input voltage	0		0.8	V	
	Magnitude of differential input voltage	LVDS	0.1		1	V
V _{ID}	Magnitude of differential input voltage	LVDT	0.1		0.8 V	
	Input voltage (any combination of common-	0		4	V	
T _A	Operating free-air temperature	-40		85	°C	

PACKAGE DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
PW	712 mW	6.2 mW/°C	340 mW
D	1002 mW	8.7 mW/°C	480 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

SLLS525B-MAY 2002-REVISED JUNE 2004

INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going differentia	I input voltage threshold	See Figure 1 and Table 1			100	mV
V _{IT-}	Negative-going differenti	al input voltage threshold	See Figure 1 and Table 1	-100 ⁽²⁾			mV
V _{ID(HYS)}	Differential input voltage	hysteresis (V _{IT+} -V _{IT-})			25		mV
		DE	N 0	-10		0	
IIH	High-level input current	S0, S1	$-V_{IH} = 2$	0		20	μA
1		DE		-10		0	
IIL	Low-level input current	S0, S1	$V_{IL} = 0.8 V$			20	μA
1	Cupply ourrent		R _L = 100 Ω		80	100	mA
I _{CC}	Supply current		Disabled		35	45	ШA
	Input ourrent (A or P inp		$V_I = 0$ V or 2.4 V, Other input at 1.2 V	-20		20	
	Input current (A or B inp	uis LVDS)	V _I = 4 V, Other input at 1.2 V	0		33	μA
I _I	Innut ourrent (A or D inn		V _I = 0 V or 2.4 V, Other input open	-40		40	
	Input current (A or B inp	uts LVDT)	V _I = 4 V, Other input open	0		66	μA
			$V_{CC} = 1.5 \text{ V}, V_{I} = 0 \text{ V} \text{ or } 2.4 \text{ V},$ Other input at 1.2 V	-20		20	
	Input current (A or B inp	uis LVDS)	$V_{CC} = 1.5 \text{ V}, \text{ V}_{\text{I}} = 2.4 \text{ V} \text{ or } 4 \text{ V},$ Other input at 1.2 V	0		33	μA
I _{I(OFF)}			$V_{CC} = 1.5 \text{ V}, V_{I} = 0 \text{ V} \text{ or } 2.4 \text{ V},$ Other input open	-40		40	μA
	Input current (A or B inp		$V_{CC} = 1.5 \text{ V}, \text{ V}_{I} = 2.4 \text{ V} \text{ or } 4 \text{ V},$ Other input open	0	0 60		
I _{IO}	Input offset current (IIA-	- I _{IB}) 'LVDS	$V_{IA} = V_{IB}, 0 \le V_{IA} \le 4 V$	-6		6	μA
	Termination resistance ('LVDT)	$V_{\rm ID}$ = 300 mV and 500 mV, $V_{\rm IC}$ = 0 V to 2.4 V	90	110	132	Ω
R _T	Termination resistance (LVDT with power-off)	V_{ID} = 300 mV and 500 mV, V_{CC} = 1.5 V, V_{IC} = 0 V to 2.4 V	90	110	132	52
<u> </u>	Differential input capacit	ance ('LVDT with	V _I = 0.4 sin (4E6πt) + 0.5 V		3		۳E
CI	power-off)		Powered down (V _{CC} = 1.5 V)		3		pF

All typical values are at 25°C and with a 3.3-V supply.
The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OD}	Differential output voltage magnitude		247	310	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			50	150	mV
I _{OS}	Short-circuit output current	$V_{O(Y)}$ or $V_{O(Z)} = 0 V$	-24		24	mA
I _{OS(D)}	Differential short-circuit output current	$V_{OD} = 0 V$	-12		12	mA
	Llink impedance output ourrent	V _{OD} = 600 mV	-1		1	
loz	High-impedance output current	$V_{O} = 0 V \text{ or } V_{CC}$	-1		1	μA
Co	Differential output capacitance	$V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V$		3		pF

(1) All typical values are at 25° C and with a 3.3-V supply.

SN65LVDS122 SN65LVDT122

SLLS525B-MAY 2002-REVISED JUNE 2004



TIMING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{SET}	Input to select setup time		0			ns
t _{HOLD}	Input to select hold time		0.5			ns
t _{SWITCH}	Select to switch output		1	2	2.6	ns


SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		400	650	900	ps
t _{PHL}	Propagation delay time, high-to-low-level output		400	650	900	ps
t _r	Differential output signal rise time (20% - 80%)	See Figure 4			280	ps
t _f	Differential output signal fall time (20% - 80%)				280	ps
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH}) ⁽²⁾			10	50	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾	V _{ID} = 0.2 V			100	ps
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽⁴⁾	750 MHz clock input ⁽⁵⁾		1	2.2	ps
t _{jit(cc)}	Cycle-to-cycle jitter (peak) ⁽⁴⁾	750 MHz clock input ⁽⁶⁾		10	17	ps
t _{jit(pp)}	Peak-to-peak jitter ⁽⁴⁾	1.5 Gbps 2 ²³ –1 PRBS input ⁽⁷⁾		33	65	ps
t _{jit(det)}	Deterministic jitter, peak-to-peak ⁽⁴⁾	1.5 Gbps 2 ⁷ –1 PRBS input ⁽⁸⁾		17	50	ps
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	See Figure 5		6	8	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	See Figure 5		6	8	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	See Figure 5		4	6	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	See Figure 5		4	6	ns
t _{sk(o)}	Output skew ⁽⁹⁾			15	40	ps

All typical values are at 25°C and with a 3.3-V supply.
t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
Jitter is specified by design and characterization. Stimulus jitter has been subtracted.
Input voltage = V_{ID} = 200 mV, 50% duty cycle at 750 MHz, t_r = t_f = 50 ps (20% to 80%), measured over 1000 samples.
Input voltage = V_{ID} = 200 mV, 50% duty cycle at 750 MHz, t_r = t_f = 50 ps (20% to 80%).
Input voltage = V_{ID} = 200 mV, 2²³-1 PRBS pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%), measured over 200 k samples.
Input voltage = V_{ID} = 200 mV, 2⁷-1 PRBS pattern at 1.5 Gbps, t_r = t_f = 50 ps (20% to 80%).
Output skew is the magnitude of the time delay difference between the outputs of a single device with all inputs tied together.

PIN ASSIGNMENT



Circuit Function Table

	I	NPUTS ⁽¹⁾				OUTPI	JTS ⁽¹⁾	
1V _{ID}	2V _{ID}	S1	S0	1DE	2DE	1V _{OD}	2V _{OD}	LOGIC DIAGRAM
Х	Х	Х	Х	L	L	Z	Z	
> 100 mV	Х	L	L	н	L	Н	Z	
< -100 mV	Х	L	L	н	L	L	Z	1DE
< -100 mV	Х	L	L	н	Н	L	L	1A / 1B - 1Y / 1Z
> 100 mV	Х	L	L	н	Н	Н	н	2A / 2B 2V / 27
> 100 mV	Х	L	L	L	Н	Z	н	2A / 2B 2Y / 2Z 2DE
< -100 mV	Х	L	L	L	Н	Z	L	201
> 100 mV	Х	Н	L	Н	L	Н	Z	
< -100 mV	Х	Н	L	н	L	L	Z	
< -100 mV	< -100 mV	Н	L	н	Н	L	L	1DE
< -100 mV	> 100 mV	Н	L	н	Н	L	н	1A / 1B 1Y / 1Z
> 100 mV	< -100 mV	Н	L	н	Н	Н	L	
> 100 mV	> 100 mV	Н	L	Н	Н	Н	Н	2A / 2B 2Y / 2Z 2DE
X	> 100 mV	Н	L	L	Н	Z	Н	
X	< -100 mV	Н	L	L	Н	Z	L	
X	> 100 mV	L	Н	Н	Ц	Н	Z	
X	< -100 mV	L	Н	Н	L	L	Z	1DE
X	< -100 mV	L	Н	Н	Н	L	L	1A / 1B - 1Y / 1Z
X	> 100 mV	L	Н	Н	Н	Н	Н	
Х	> 100 mV	L	Н	L	Н	Z	Н	2A / 2B 2Y / 2Z 2DE
Х	< -100 mV	L	Н	L	Н	Z	L	20E
X	> 100 mV	Н	Н	Н	L	Н	Z	
Х	< -100 mV	Н	Н	Н	L	L	Z	
< -100 mV	< -100 mV	Н	Н	Н	Н	L	L	
< -100 mV	> 100 mV	Н	Н	Н	Н	Н	L	1A / 1B 1Y / 1Z
> 100 mV	< -100 mV	Н	Н	Н	Н	L	Н	2A/2B 2Y/27
> 100 mV	> 100 mV	Н	Н	Н	Н	Н	Н	2A / 2B 2Y / 2Z 2DE
> 100 mV	Х	Н	Н	L	Н	Z	Н	205
< -100 mV	Х	Н	Н	L	Н	Z	L	

(1) H = high level, L = low level, Z = high impedance, X = don't care



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Differential Output Voltage (VoD) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 0.25$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns; $R_L = 100 \Omega$; C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.; the measurement of $V_{OC(PP)}$ is made on test equipment with a -3-dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 0.25$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Timing Test Circuit and Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or t_f≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 5. Enable and Disable Time Circuit and Definitions

Figure 6. Example Switch, Setup, and Hold Times

SN65LVDS122 SN65LVDT122 SLLS525B-MAY 2002-REVISED JUNE 2004



PARAMETER MEASUREMENT INFORMATION (continued)

 $t_{(\mathsf{SET})}$ and $t_{(\mathsf{HOLD})}$ times specify that data must be in a stable state before and after multiplex control switches.

	-			
APPL VOLTA		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT ⁽¹⁾
VIA	V _{IB}	V _{ID}	V _{IC}	
1.25 V	1.15 V	100 mV	1.2 V	н
1.15 V	1.25 V	–100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	н
3.9 V	4.0V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	н
0.7 V	1.7 V	–1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	н
3.0 V	4.0 V	–1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	н
0.0 V	1.0 V	–1000 mV	0.5 V	L

Table 1. Receiver Input Voltage Threshold Test

(1) H = high level, L = low level





SN65LVDS122 SN65LVDT122


SLLS525B-MAY 2002-REVISED JUNE 2004


EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

INPUT LVDS122











OUTPUT LVDS122






TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)










Figure 17.


LVDS122 622 Mbps, 2²³– 1 PRBS



Horizontal Scale= 200 ps/div LVPECL-to-LVDS

Figure 18.





Horizontal Scale= 100 ps/div LVPECL-to-LVDS

Figure 19.



TYPICAL CHARACTERISTICS (continued)





Figure 22. Jitter Setup Connections for SN65LVDS122

APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)









Figure 24. Current-Mode Logic (CML)






Figure 26. Low-Voltage Differential Signaling (LVDS)



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Gly	(2)	(6)	(3)		(4/5)	
SN65LVDS122D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122	Samples
SN65LVDS122DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122	Samples
SN65LVDS122PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122	Samples
SN65LVDS122PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS122	Samples
SN65LVDT122D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122	Samples
SN65LVDT122PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122	Samples
SN65LVDT122PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDT122	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS122DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS122PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDT122PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS122DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS122PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDT122PWR	TSSOP	PW	16	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65LVDS122D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS122PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDT122D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDT122PW	PW	TSSOP	16	90	530	10.2	3600	3.5

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated