

Block Diagram pag[e 7.](#page-6-0) Register Map sectio[n 9.3](#page-49-0)

ZL30256 3-Channel, 10-Input, 18-Output General-Purpose Jitter Attenuator

Data Sheet October 2020

Features

- **One, Two or Three DPLL Channels**
	- Programmable bandwidth, 14Hz to 470Hz
	- Freerun or holdover on loss of all inputs
	- Hitless reference switching
	- High-resolution holdover averaging
	- Per-DPLL phase adjustment, 1ps resolution
	- Programmable tracking range, phase-slope limiting, frequency-change limiting and other advanced features
- **Input Clocks**
	- Accepts up to 10 differential or CMOS inputs
	- Any input frequency from 1kHz to 900MHz
	- Per-input activity and frequency monitoring
	- Automatic or manual reference switching
	- Revertive or nonrevertive switching
	- Input-input phase measurement, 1ps resolution
	- Input-DPLL phase measurement, 1ps resolution
	- Per-input phase adjustment, 1ps resolution

• **Output Clock Frequency Generation**

- Any output frequency from 1Hz to 1045MHz (180MHz max for Synth0)
- High-resolution fractional frequency conversion with 0ppm error
- Synthesizers 1 & 2 have integer and fractional dividers to make a total of 5 frequency families
- Output jitter from Synth 1 & 2 is <0.3ps RMS
- Output jitter from fractional dividers is typically < 1ps RMS, many frequencies <0.5ps RMS
- Each HPOUTP/N pair can be LVDS, LVPECL, HCSL, 2xCMOS, HSTL or programmable diff.
- In 2xCMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz)
- Four output banks each with VDDO pin; CMOS output voltages from 1.5V to 3.3V
- Per-synthesizer phase adjust, 1ps resolution
- Per-output programmable duty cycle

Ordering Information

 NiAu (Pb-free) Package size: 11 x 11 mm

ZL30256LFG7 80-lead LGA Trays

-40C to +85C

- Precise output alignment circuitry and peroutput phase adjustment
- Per-output enable/disable and glitchless start/stop (stop high or low)
- **Local Oscillator**
	- Operates from a single low-cost XO: 23.75- 25MHz, 47.5-50MHz, 114.285-125MHz
- **General Features**
	- Automatic self-configuration at power-up from internal Flash memory
	- Input-to-output alignment <200ps (ext feedback)
	- Internal compensation (1ppt) for local oscillator frequency error in DPLLs and input monitors
	- Numerically controlled oscillator behavior in each DPLL and each fractional output divider
	- Easy-to-configure design requires no external VCXO or loop filter components
	- 7 GPIO pins with many possible behaviors
	- SPI or I²C processor Interface
	- 1.8V and 3.3V core VDD voltages
	- Power: 1.3W for 2 inputs, 1 synth, 6 LVDS out
	- Easy-to-use evaluation/programming software

Applications

• Jitter attenuation, frequency conversion, and frequency synthesis in a wide variety of system types

Table of Contents

List of Figures

List of Tables

1. Block Diagram

Figure 1 - Functional Block Diagram

2. Application Example

3. Detailed Features

3.1 Input Block Features

- Ten input reference pins; each can accept a CMOS signal or the POS side of a differential pair; or two can be paired to accept both sides of a differential pair (see [Figure 5\)](#page-18-0)
- Input clocks can be any frequency from 1kHz up to 900MHz (180MHz max for CMOS inputs)
- Inputs constantly monitored by programmable frequency and single-cycle monitors
- Single-cycle monitor can quickly disqualify a reference when measured period is incorrect
- Frequency measurement (ppb or Hz) and monitoring (coarse, fine, and frequency-step monitors)
- Optional input clock invalidation on GPIO assertion to react to LOS signals from PHYs
- Input-to-input phase measurement, 1ps resolution
- Input-to-DPLL phase measurement, 1ps resolution
- Per-input phase adjustment, 1ps resolution

3.2 DPLL Features

- One, two or three full-featured DPLLs
- Very high-resolution DPLL architecture
- State machine automatically transitions among freerun, tracking and holdover states
- Revertive or nonrevertive reference selection algorithm
- Programmable bandwidth from 14Hz to 470Hz
- Less than 0.25dB gain peaking
- Programmable phase-slope limiting (PSL)
- Programmable frequency rate-of-change limiting (FCL)
- Programmable tracking range (i.e. hold-in range)
- Truly hitless reference switching
- Per-DPLL phase adjustment, 1ps resolution
- High-resolution frequency and phase measurement
- Fast detection of input clock failure and transition to holdover mode
- High-resolution holdover frequency averaging

3.3 Synthesizer Features

- Any-to-any frequency conversion with 0ppm error
- Two low-jitter synthesizers (Synth1, Synth2) with very high-resolution fractional scaling (i.e. non-integer multiplication)
- Two output dividers per low-jitter synthesizer: one integer (4 to 15 plus half divides 4.5 to 7.5) and one 40-bit fractional
- One general-purpose synthesizer (Synth0)
- A total of five output frequency families
- Easy-to-configure, completely encapsulated design requires no external VCXO or loop filter components

3.4 Low-Jitter Output Clock Features

- Up to 16 single-ended outputs (up to 8 differential outputs) from Synth1 and Synth2
- Each output can be one differential output or two CMOS outputs
- Output clocks can be any frequency from 1Hz to 1045MHz (250MHz max for CMOS and HSTL outputs)
- Output jitter from Synth1 and Synth2 integer dividers is <0.3ps RMS
- Output jitter from fractional dividers is <1ps RMS, many frequencies <0.5ps RMS
- In CMOS mode, the HPOUTxN frequency can be an integer divisor of the HPOUTxP frequency (Example 1: HPOUT3P 125MHz, HPOUT3N 25MHz. Example 2: HPOUT2P 25MHz, HPOUT2N 1Hz)
- Outputs directly interface (DC coupled) with LVDS, LVPECL, HSTL, HCSL and CMOS components
- Can produce clock frequencies for microprocessors, ASICs, FPGAs and other components
- Can produce PCIe clocks
- Sophisticated output-to-output phase alignment
- Per-synthesizer phase adjustment, 1ps resolution

- Per-output phase adjustment
- Per-output duty cycle / pulse width configuration
- Per-output enable/disable
- Per-output glitchless start/stop (stop high or low)

3.5 General-Purpose Output Clock Features

- Two CMOS outputs from Synth0
	- Any frequency from 1Hz to 180MHz
	- Output jitter is typically 20-30ps
	- Useful for applications where the component or system receiving the signal has low bandwidth such as a central timing IC

3.6 Local Oscillator

• Operates from a single low-cost XO (jitter reference for the device). Acceptable frequencies: 23.75MHz to 25MHz, 47.5MHz to 50MHz, 114.285MHz to 125MHz. Best jitter: \geq 48MHz.

3.7 General Features

- Automatic self-configuration at power-up from internal Flash memory
- Input-to-output alignment <200ps with external feedback
- Generates output SYNC signals: 1PPS (IEEE 1588), 2kHz or 8kHz (SONET/SDH) or other frequency
- JESD204B clocking: device clock and SYSREF signal generation with skew adjustment
- Internal compensation for local oscillator frequency error in DPLLs and input monitors, 1ppt resolution
- Numerically controlled oscillator (NCO) behavior allows system software to steer DPLL frequency or fractional output divider frequency with resolution better than 0.005ppt
- Seven general-purpose I/O pins each with many possible status and control options
- SPI or I²C serial microprocessor interface

3.8 Evaluation Software

- Simple, intuitive Windows-based graphical user interface
- Supports all device features and register fields
- Makes lab evaluation of the device quick and easy
- Generates configuration scripts to be stored in internal Flash memory
- Generates full or partial configuration scripts to be run on a system processor
- Works with or without an evaluation board

4. Pin Diagram

80-lead LGA, 0.5mm pitch

5. Pin Descriptions

All device inputs and outputs are LVCMOS unless described otherwise. The Type column uses the following symbols: I – input, O – output, A – analog, P – power supply pin. All GPIO and SPI/I²C interface pins have Schmitttrigger inputs and have output drivers that can be disabled (high impedance). See diagram in section [13](#page-205-0) for pin locations by number.

Table 1 - Pin Descriptions Pin # Name Type **Description Description Input References** 1 2 3 4 5 6 7 8 9 10 REF0P REF0N REF1P REF1N REF2P REF2N REF3P REF3N REF4P REF4N I **Input References (CMOS, LVDS, LVPECL, CML, HCSL)** Each REFxP/REFxN pair can accept a differential signal or up to two single-ended signals. Single-ended signals can be CMOS or one side of a differential signal, as shown in [Figure 5c](#page-18-0) (this is called single-ended LVPECL mode). Recommended termination circuitry for all of these options is shown in [Figure 5.](#page-18-0) Input frequency range for LVPECL, LVDS, HCSL, CML is from 1kHz to 900MHz for both differential mode and single-ended LVPECL mode. Input frequency range for LVCMOS is from 1kHz to 180MHz. Unused REF inputs should hav[e ref_config.](#page-174-0)enable=0 and be left floating. When a REFxP/REFxN pair is used to receive one CMOS signal and one singleended LVPECL signal, the CMOS pin must be wired to the REFxP pin, the singleended LVPECL signal must be wired to the REFxN pin, and the [ref_config.](#page-174-0)lvpecl_en bits set appropriately. **Output Clocks** 66 67 64 63 59 60 57 56 51 52 49 48 45 46 43 42 HPOUT0P HPOUT0N HPOUT1P HPOUT1N HPOUT2P HPOUT2N HPOUT3P HPOUT3N HPOUT4P HPOUT4N HPOUT5P HPOUT5N HPOUT6P HPOUT6N HPOUT7P HPOUT7N O **High Performance (Low Jitter) Outputs Clocks** LVDS, LVPECL, HCSL, HSTL or 1 or 2 CMOS. Programmable frequency and drive strength. See [Table 8,](#page-194-1) [Table 9](#page-194-2) an[d Table 10](#page-194-3) for electrical specifications for LVDS, LVPECL and HCSL, respectively. See [Table 11](#page-195-0) for electrical specifications for interfacing to CMOS and HSTL inputs on neighboring devices. 79 78 GPOUT0 GPOUT1 O **General Purpose Outputs** Synth0 outputs. CMOS output frequency range is from 1Hz to 180MHz. The power supply for these is VDD.

6. Functional Description

6.1 Input References

6.1.1 Input Sources

The device has ten inputs (single-ended or differential) as possible references for the DPLLs. See [Figure 5](#page-18-0) for connection options and recommended external components.

The device synchronizes (locks) to any input reference which is a 1 kHz multiple, or any input reference which is an M/N x 1 kHz multiple (FEC rate) where M and N are 16 bits wide. In some cases M/N x 1 Hz, M/N x 10 Hz and M/N x 100 Hz are supported.

The device input reference frequency is programmed during initialization. The input reference frequency can be changed when the input reference is not the active source for a DPLL.

The device accepts an input reference with a maximum frequency of 180MHz through single-ended LVCMOS inputs or 900MHz frequency through differential inputs.

If the frequency of an input reference exceeds 400MHz, the reference must be internally divided by 2 before being fed to a DPLL (refer to [ref_config](#page-174-0) registers).

Unused input references can be disabled to reduce power consumption.

6.1.2 Input Reference Monitoring

The input references are monitored by reference monitor indicators which are independent for each reference. They indicate abnormal behavior of the reference signal, for example; drift from its nominal frequency or excessive jitter.

6.1.2.1 Input Loss of Signal Monitor (LOS)

LOS is an external signal, fed to one of the GPIO[2:0] pins. LOS is typically generated by a PHY device whose recovered clock is fed to one of the reference inputs. The PHY device will generate a LOS signal when it cannot reliably extract the clock from the line. The user can set one of the GPIO pins as a LOS input by programming the corresponding GPIO register.

The GPIO inputs are read approximately every 10 ms to 25 ms.

6.1.2.2 Input Coarse Frequency Monitor (CFM)

The CFM monitors the input reference frequency for 100ms so that it can quickly detect large changes in frequency. The CFM limit for each input reference can be specified in the [ref_cfm](#page-175-0) mailbox register with a threshold from 0.1% to 50%. If the CFM limit is exceeded, then CFM failure is declared for the corresponding reference.

For frequencies below 16 kHz, the CFM and SCM limits should be set to the same value for proper operation.

6.1.2.3 Input Precise Frequency Monitor (PFM)

The PFM block measures the frequency accuracy of the reference and updates the indicator bit. To prevent PFM from being falsely triggered by jitter/wander at the reference input, PFM averages frequency for approximately 10 seconds and indicates failure when the measured frequency exceeds the limit specified in the [ref_pfm_disqualify](#page-176-0) register. To ensure an accurate frequency measurement, the PFM measurement interval is re-started if phase or frequency irregularities are detected by SCM or CFM. The PFM provides a level of hysteresis to prevent a failure indication from toggling between valid and invalid for input references that are on the edge of the acceptance range. The PFM limit should be set as described in [ref_pfm_disqualify](#page-176-0) and [ref_pfm_qualify](#page-177-0) mailbox registers. The resolution of these registers is 5ppb (0.005ppm).

When determining the frequency accuracy of the reference input, the PFM uses a local oscillator's frequency as its reference. When split-XO behavior is disabled the reference is the XO wired to the MCLKIN_P and OSCI pins. When split XO behavior is enabled the reference is the TCXO or OCXO for all regular reference inputs, and the reference is the XO for the TCXO/OCXO inputs.

In both cases the *absolute* PFM acceptance and rejection frequency offsets are shifted by the reference oscillator's frequency offset. This is accounted for in the acceptance and rejection requirements as described in Telcordia GR-1244 section 3.4.1. An example of the acceptance and rejection ranges for the Stratum 3 application (acceptance in the range of ± 9.2 ppm, rejection at ± 12 ppm given a ± 4.6 ppm freerun frequency accuracy of a Stratum 3 reference oscillator) is shown in the figure below.

Figure 3 - Frequency Acceptance and Rejection Ranges

6.1.2.4 Input Single Cycle Monitor (SCM)

This detector measures the rising-edge-to-rising-edge and falling-edge-to-falling-edge periods of the input reference. If either exceeds the predefined SCM limit then an SCM failure is declared. The SCM limit for each input reference can be selected in the [ref_scm](#page-174-1) mailbox register with standard settings from 0.1% to 50%. A new fine SCM option is also available that allows the SCM limit to be specified in ~1.25ns steps.

For frequencies below 16 kHz, the CFM and SCM limits should be set to the same value for proper operation.

For frequencies above 400MHz, SCM (and the GST) should not be used.

6.1.2.5 Input Step Frequency Monitor (SFM)

When enabled this monitor looks for a sudden frequency change on the input reference. If the input reference frequency changes in either direction by more than the configurable threshold in 1 second then an SFM failure is declared. The SFM limit for each input reference (ref sfm mailbox register) can be any value from ±1ppm to ±250ppm (step 1ppm) with respect to the input reference frequency in the previous 1-second interval. Because this monitor has a measurement time of only 1 second it is useful for detecting sudden upstream clocking rearrangements more quickly than the PFM but for frequency errors smaller than the CFM or SCM can detect. An SFM failure sets the [ref_mon_status_x.](#page-87-0)sfm status bit that can only be cleared by external software writing to the appropriate bit in the [ref_sfm_clr_0_3](#page-119-0) or [ref_sfm_clr_4](#page-119-1) registers.

6.1.2.6 Input Guard Soak Timer (GST)

When selected, the guard soak timer adds extra time to qualify and disqualify a reference. The default time to wait to qualify a reference is 200ms after the CFM and SCM limits have been satisfied. When disqualifying a reference, the time starts after a CFM or SCM failure is detected and before the reference is disqualified. The default disqualification time is 50ms. A PFM failure does not affect this timer.

When a reference is currently qualified and a failure occurs, the timer for disqualification is started. When the timer reaches the programmed threshold the reference is disqualified. If at any time between the starting of the timer and reaching the programmed threshold the input reference returns to a good state then the disqualification timer is reset.

When a reference is currently disqualified and the reference returns to good status, the timer for qualification is started. When the timer reaches the programmed threshold the reference is qualified. If at any time between the starting of the timer and reaching the programmed threshold the input reference returns to a failure state then the qualification timer is reset.

For frequencies above 400MHz, the GST should not be used because the single cycle monitor (SCM) will never be valid.

It is possible to mask an individual reference monitor from triggering a reference failure by setting the corresponding bits in the [ref_mon_th_mask_x](#page-69-0) and [ref_mon_tl_mask_x](#page-69-1) registers.

6.1.2.7 Input Frequency Reporting

The device reports the measured frequency of each input reference in Hz in the [ref_freq_x](#page-131-1) registers. The value is a running average and therefore, for a stable input reference, become more accurate over time as averaging has a filtering effect on input noise.

The frequencies of the references can be read in Hz or in fractional frequency offset (ppb, ppm) vs. their userspecified nominal frequencies.

For debug it is often useful to read the reference frequencies in Hz. If, for example, a reference is expected to be 25MHz but a frequency read indicates the incoming clock signal is actually 1MHz then the problem is with the source of the clock signal and not with the device. This can be done by issuing a read command by setting ref freq cmd::latch to 01. The lsb of the ref freq x registers for this type of read is 1Hz.

When the nominal frequency of the incoming clock signal is correct, it is often more useful to read the reference's fractional frequency offset ([actual – expected] / expected) in ppm or ppb. This can be done by issuing a read command by setting [ref_freq_cmd:](#page-119-2):latch to 10. The lsb of the [ref_freq_x](#page-131-1) registers for this type of read is 2⁻³².

All reference frequencies are latched at the same instant using the read frequency command.

All input reference frequency measurements use a local oscillator's frequency as its reference. When split-XO behavior is disabled the reference is the XO wired to the MCLKIN P and OSCI pins. When split XO behavior is enabled the reference is the TCXO or OCXO for all regular reference inputs, and the reference is the XO for the TCXO/OCXO inputs.

 Any frequency error in the local oscillator results in a similar error in input reference frequncy measurements. To get input reference frequency measurements relative to an input reference traceable to a Primary Reference Clock (PRC), system software can do the following:

- 1. Lock a DPLL to the known-good reference (KGR)
- 2. Read the DPLL's frequency offset relative to the local oscillator from [dpll_df_offset_x](#page-134-1) (with [dpll_df_ctrl_x:](#page-134-2):ref_ofst=0). Call this value DPLLvLO
- 3. Read an input reference's frequency offset relative to the local oscillator from the [ref_freq_x](#page-131-1) register. Call this value REFvLO
- 4. Calculate REFvKGR = REFvLO DPLLvLO

6.1.2.8 Oscillator Frequency Compensation for Input Monitors and Frequency Measurement

Whenever the frequency error of the master clock is known, that error can be mathematically compensated in the input reference monitors and frequency reporting. The master clk ofst register should be written according to the formula in the register description.

6.1.2.9 Input Reference Monitoring Interrupt Generation

A block diagram describing how reference monitoring blocks interact and how they generate an interrupt is shown in [Figure 4.](#page-16-0) As can be seen from the block diagram the reference monitoring interrupt generation is separate from reference monitoring DPLL control which is described in the next section. The purpose of this is to allow user full flexibility during forced reference (manual) control.

6.1.3 Input Gapped Clocks

The device supports locking to input gapped clocks.

6.1.4 Input Buffers

The device has ten single ended reference inputs and each reference input pair, REFxP and REFxN, can be used as a differential input for a total of five differential inputs. By default all reference inputs are single-ended. This can be changed by programming the [ref_config](#page-174-0) mailbox register.

Each input pair can terminate two LVCMOS inputs, one differential input or two LVDS/LVPECL/HCSL inputs where only the positive signal of a differential pair is fed to the input pins, as shown in [Figure 5. Figure 5c](#page-18-0) shows how to terminate two differential inputs by taking only the positive signal out of each differential pair. In this case the device's common mode voltage (VREF-PECL) is set at 55% of VDD so the common mode voltage has to be created with external biasing resistors (10k Ω to VDD in parallel with 12.7k Ω to VSS) as in [Figure 5c](#page-18-0) which shows as an example how to terminate LVDS signals. An LVDS driver typically requires a DC path through the 100Ω termination resistor; therefore AC coupling has to be implemented after the termination resistor. For other differential formats the 100Ω resistor should be replaced with appropriate termination resistor(s): LVPECL with 127 Ω and 82 Ω resistors connected in Thevenin termination, source terminated HCSL without any termination required, and CML with 50 Ω pullup resistors. It should be noted that common mode voltage is different for the regular differential input [\(Figure 5a](#page-18-0)) where it needs to be between 1V to 1.2V (LVDS standard).

Figure 5 - Input Buffers and Termination

The input frequency range for differential signal is 1kHz to 900MHz. For single-ended LVCMOS inputs it is: 1kHz to 180MHz.

When terminating an LVPECL signal, it is necessary either to adjust termination resistors for DC coupling or to ACcouple the LVPECL driver because the device's differential receivers have different common mode (bias) voltage than typical LVPECL receivers. For a DC-coupled line, Thevenin termination (182 Ω and 68 Ω resistors for a 3.3V supply or 127 Ω and 82 Ω resistors for a 2.5V supply) provide 50 Ω equivalent termination as well as biasing the differential receiver, as shown in the upper half of [Figure 6](#page-19-0) For an AC-coupled line. Thevenin termination with 127 Ω and 82 Ω resistors for 3.3V supply and 82 Ω and 127 Ω resistors for 2.5V supply should be used, as shown in the lower half of [Figure 6.](#page-19-0) The values of the AC coupling capacitors will depend on the minimum reference clock frequency. The value of 10nF is good for input clock frequencies above 100MHz. For lower clock frequencies capacitor values will have to be increased accordingly.

Figure 6 – Input Differential DC and AC Coupled LVPECL Termination

Terminations for DC and AC coupled LVDS lines are shown in figure below. Differential input biasing is provided by the LVDS driver in case of DC coupling whereas for AC coupling the DC bias is generated by 12k Ω and 8.2k Ω resistors. In both cases, the line is terminated with a 100Ω resistor.

Figure 7 – Input Differential DC and AC Coupled LVDS Termination

The transmission line for an LVCMOS signal should be terminated at the source with a series resistor of approximately 22Ω as shown in the figure below. Consult the data sheet for the signal driver to determine its output impedance and set the series resistor to 50Ω minus the driver output impedance.

Figure 8 – Input Single Ended LVCMOS Termination

6.1.5 Input-to-Input Phase Offset Measurement

The device offers two input-to-input phase offset measurement tools. Each tool can be configured to measure the phase difference between any two signals among the ten REF signals and two HP-Synth feedback signals. The regular tool is used when both signals are $\geq 8k$ Hz and coverges faster. The low-frequency tool is used when one or both of the signals is <8kHz.

For both tools the resolution of the measurement is 0.01ps. The frequencies of the two clocks do not have to be the same, but the clocks need to be frequency-locked, and the frequency of one must be an integer multiple of the other (for example 125MHz and 25MHz). The maximum phase offset that can be measured is equal to the smaller input clock period. For example, in the case of 125MHz and 25MHz inputs, the maximum phase offset that can be measured is $1/125$ MHz = 8ns.

The procedure for input-to-input phase offset measurement with the regular tool is as follows:

- Configure input references to be measured.
- Specify the input references (ref idx_0 and ref_idx_1) in the [pherr_meas_refsel](#page-128-0) register. The ref_idx_0 field should specify the higher-frequency input.
- Start the phase offset measurement by setting the enable bit (bit 0) in the pherrameas ctrl register.
- Request the current phase offset by setting the read bit (bit 0) in the pherr_read_rgst register and wait until the device toggles this bit to zero.
- Read the measured phase offset in the pherr data register.

This feature is further described in section [6.5.4](#page-33-3) in conjunction with output phase adjustment.

The procedure for input-to-input phase offset measurement with the low-frequency tool is as follows:

- Configure input references to be measured.
- Specify the input references (ref idx 0 and ref idx 1) in the pherr low freq refsel register. The ref idx 0 field should specify the higher-frequency input.
- Start the phase offset measurement by setting the enable bit (bit 0) in the [pherr_low_freq_ctrl](#page-127-1) register.
- Request the current phase offset by setting the read bit (bit 0) in the pherr read rgst register and wait until the device toggles this bit to zero.
- Read the measured phase offset in the pherr low freq data register.

Notes:

- 1. The pherr read rast register is shared by the two tools.
- 2. In lab situations for testing this feature it is important to have a difference between master clock oscillator frequency offset and the frequency offset of the REFs. In other words, the REF signals should not be frequency-locked to the master clock signal. Convergence time and accuracy can be adversely affected if they are frequency-locked.
- 3. For the low-frequency tool, the measured value is not affected by the value of the [ref_phase_offset_compensation](#page-179-0) mailbox register.
- 4. The three input signal format configurations (CMOS, single-ended LVPECL and differential, selected by ref config::lvpecl_en and diff_en) have internal delays that differ by 100-300ps. High-accuracy, highprecision system designs are encouraged to use the same signal format for best measurements (and same drive strength and rise/fall times for the incoming signals).

6.1.6 Input-to-DPLL Phase Offset Measurement

Input-to-DPLL phase offset measurement allows user to read the phase offset between a DPLL's input reference and the DPLL's output. This feature can be used not only while the DPLL is locked to the input reference but also during pull-in. The resolution of this feature is 0.01ps and it is provided in 48-bit register dpll phase err data x (where x is the DPLL number).

6.1.7 Input Phase Adjustment

Input phase offset adjustment can be used to adjust the phase of input references with resolution of 1ps and maximum range of ±2.1ms. Each input reference has its own independent adjustment which can be programmed in the [ref_phase_offset_compensation](#page-179-0) mailbox register.

6.2 Input-Output Special Formats

6.2.1 Input-Output Reference-Sync Pair

6.2.1.1 Input Operation

The loop bandwidth of a PLL needs to be at least 10 times lower than the frequency of the signal the PLL is locked to. Therefore when a PLL is locked to a 1Hz (1PPS) reference, its loop bandwidth needs to be less than 0.1Hz which requires use of very stable master clock such as a TCXO or OCXO.

The device can provide significant cost savings because it can synchronize to a reference clock of any frequency (typically higher than 1kHz) plus a sync signal (1PPS). This is referred to as a Ref-Sync pair. In this case the loop bandwidth of the PLL is governed by the input clock frequency which is presumably much higher than 1Hz (typically higher than 1kHz). This allows much wider loop bandwidth and faster lock time. Hence Ref-Sync pair behavior requires only a low-cost XO for the master clock of the DPLL. The timing diagram of the Ref-Sync pair is shown in the following figure.

Figure 9 - Reference-Sync Pair

The device can synchronize to a Ref-Sync pair by enabling this feature for a particular reference input and by specifying which input has the Sync signal in the [ref_sync](#page-178-0) mailbox register. Although [Figure 9](#page-22-2) shows the Sync pulse aligned to the rising edge of the clock, the device can be programmed in the ref sync_misc mailbox register to lock to a Ref-Sync pair where the Sync pulse is aligned with the falling edge of the reference clock. Duty cycle of the Sync pulse does not have to be 50%. Any duty cycle is accepted as long as the width of the pulse is more than 5ns.

The device can terminate up to 5 Ref-Sync pairs (on 10 inputs) and each DPLL can synchronize to any of the Ref-Sync pairs. When an input is used as a Sync input, it is important to remove this reference from all automatic reference selection priority lists in the device (see section [6.3.2\)](#page-23-2). If the Sync input is not qualified the Ref input is treated like a normal reference input. When a DPLL's selected reference is a Ref-Sync pair, it is assumed that output clock and sync phase should match input Ref-Sync phase, and the state of TIE-clear is ignored.

The timing of when a DPLL remeasures the phase of the Sync signal is configurable in the [dpll_fp_first_realign](#page-188-0) and dpll_fp_realign_intyl registers. The Sync signal phase can be measured only once, two times with a programmable interval in between, repeatly at a programmable interval, or continuously. The [dpll_fp_lock_thresh r](#page-189-1)egister specifies an optional Sync phase-lock criteria that is applied in addition to regular Clock phase-lock criteria.

Note that another DPLL can be configured to lock to only the Ref signal without considering the Sync signal if that other DPLL has [dpll_ctrl_x:](#page-121-0):ignore_sync=1.

6.2.1.2 Output Operation

The device can also generate a Ref-Sync pair, and an example of output frame pulse alignment is shown in [Figure](#page-23-4) [10.](#page-23-4)

In this example, the reference is on REF $\dot{}$ and the sync pulse is on REF k where $\ddot{}$ ≠ k. The output clock is on HPOUTm and the output sync pulse is on HPOUTn where $m \neq n$. Any two input references can be used for Ref-Sync pairing, but the output clock and output frame pulse must be on the same synthesizer. Although [Figure 10](#page-23-4) shows single-ended outputs, the clock and sync pulse can be generated on differential or mixed (one single-ended and the other differential) outputs as well.

6.3 Digital Phase Locked Loop (DPLL)

The device supports one, two or three independent digital PLLs. All available DPLLs are enabled by default. Each DPLL can be enabled/disabled through the host registers.

6.3.1 DPLL Input Monitoring Masks

Each DPLL has its own reference switching (dpll ref sw_mask) and holdover (dpll ref ho_mask) mask mailbox registers which are used to prevent reference monitoring circuit form triggering the DPLL to switch references or to go into the holdover state. Please note that the GST bit should not be unmasked (GST trigger enabled) without unmasking either the SCM or the CFM or both bits. The reference switching mask is used only in the automatic control mode. In forced reference mode this register is ignored. The holdover mask register is active in both: automatic and forced reference modes.

Refer to the [dpll_ref_prio_x](#page-183-0) mailbox registers.

6.3.2 DPLL Input Reference Priority

For each DPLL, each input reference can be assigned a local priority value (0 to 9) to allow system designers to specify the priority of each input references. The priorities are relative to each other, with lower numbers being the higher priority. Value "1111" disables the ability to select the reference (i.e., don't use for synchronization). If two or more inputs are given the same priority number, those inputs are ranked by input number (i.e., REF0P is higher priority than REF0N). The default reference selection priority is equal to its reference number (i.e., REF0P is highest priority and REF4N is the lowest priority).

When two or more same-priority references are the highest-priority valid inputs, DPLL reference switching among those inputs is nonrevertive. But if a higher-priority reference becomes valid the DPLL will switch to the higherpriority reference (a revertive switch).

6.3.3 DPLL Input Pull-In, Hold-In Range

Pull-in/hold-in range is programmable in the dpll range mailbox register. When the input reference frequency offset exceeds the pull-in/hold-in limit a notification can be generated. Refer to the **fihit** bits in the [dpll_mon_status_x](#page-90-0) status registers.

6.3.4 DPLL Input Tolerance Criteria

Input tolerance indicates that the device tolerates certain jitter, wander and phase transients at its input reference while maintaining outputs within an expected performance and without experiencing any alarms, reference switching or holdover conditions. Input tolerance is associated with input reference source characteristics and the standards associated with the input reference type.

6.3.5 DPLL Input Advance and Delay

The DPLL phase may be advanced or delayed. There are two resolution-and-range options available. The fine option has resolution of 1ps and maximum change per update of ±2.1ms. The coarse option has resolution of 1ns and maximum change per update of ± 2 seconds. This feature uses the dpll tie data x and dpll tie ctrl x registers. See also the [dpll_tie](#page-188-1) and [dpll_tie_wr_thresh](#page-188-2) mailbox registers. This phase adjustment feature acts as if the input signal is ahead or behind its true location by the programmed amount; therefore any changes to the phase adjustment are filtered through the DPLL bandwidth. Each advance or delay is relative to the current DPLL phase; therefore, changes can be commanded sequentially so that cumulative phase offset is unlimited. The value applied will be retained for all inputs and all modes of operation of the DPLL, and is only cleared by the user.

6.3.6 DPLL Phase Slope Limiter

A sudden phase change at the input of the DPLL can occur due to a reference rearrangement upstream in the timing chain. Some applications may be sensitive to fast phase transients and mitigating them with DPLL loop bandwidth reduction may not be possible. In such cases the DPLLs offer Phase Slope Limiter (PSL) behavior, which limits the DPLL output phase change per unit time to a specified value.

The phase slope limit can be adjusted in the dpll psl mailbox register from 1ns/s to 65535ns/s. These low PSL values can be very useful to slow input clock phase transients. They can also be used to limit the frequency offset (compared with the master clock) since phase slope is in units of ns/s, which is equivalent to ppb (parts per billion). Care must be taken when setting a low PSL value that the oscillator is sufficiently stable. Care must also be taken when wander transfer is important to ensure that the PSL does not impact any expected input-to-output wander transfer behavior.

When the DPLL phase changing is limited by the PSL setting a notification can be generated. See the **pslhit** bits in the [dpll_mon_status_x](#page-90-0) status registers.

6.3.7 DPLL Core Modes

The DPLL in the device support five modes: freerun, forced holdover, automatic, forced reference lock and numerically controlled oscillator (NCO). To lock the DPLL to a reference, automatic or forced reference mode should be used. In each of the locked modes, there are three states: acquiring, locked and holdover. The acquiring state is temporary state between the availability of a reference and the completion of the locking process. In the automatic mode, the DPLL may transition between the states depending on the availability of the references. In forced reference mode, the device will go into holdover if the reference selected is unavailable even if other references are available. The availability of a reference is determined by the reference qualification process. In the holdover mode or holdover state, the device provides output clocks which are not locked to an external reference signal, but are based on an estimate of the frequency during the previous time in the locked state. To force the DPLL into the holdover state, even with good references present, the forced holdover mode is used.

In addition, the DPLL can be put into the freerun mode. This is used when synchronization to an input reference is not required or is not possible. Typically, this is used immediately following system power-up. In the freerun mode, the device provides timing and synchronization signals which are based on the master clock frequency offset only, and are not synchronized to the input reference signals. The freerun accuracy of the output clock is equal to the accuracy of the master clock. Therefore if a ±20ppm freerun output clock is required, the master clock must also be ±20ppm.

The freerun mode:

- The DPLL has to generate all its output clocks based only on the device master clock.
- The DPLL will not lock or switch to a reference or go into holdover.
- The reference switch mask and the reference holdover mask are ignored.

The forced holdover mode:

- All references are ignored and the DPLL must go to holdover (at the frequency offset of the most recent selected reference)
- The reference switch mask and the reference holdover mask are ignored.

The forced reference lock mode:

- The DPLL will try to lock to the host-specified reference.
- The reference switch mask is ignored. No reference switching will be performed.
- If the holdover mask is set, then the DPLL switches to holdover if the selected reference fails.
- If the holdover mask is not set, then the DPLL attempts to lock to the selected reference, even if it is failing one of the reference monitors. The input frequency tracking will be limited by the pull-in/hold-in settings of the DPLL.

The automatic mode:

- Reference selection and holdover are automatically handled by the DPLL, based on the holdover and reference switch masks.
- If the reference switch mask is set, then a reference is selected based on availability and priority. If all enabled references are bad, then the DPLL enters holdover.
- If the holdover mask is set (and the reference switch mask cleared), then the DPLL switches to holdover on reference failure.
- If neither the reference switch nor the holdover masks are set, then the device continues to try to lock to a failed reference. The input frequency tracking is limited by the pull-in/hold-in settings of the DPLL.

The NCO mode:

• Similar to freerun mode but with frequency control. The output clock is the configured frequency with a frequency offset specified by the [dpll_df_offset_x](#page-134-1) register. This write-only register changes the output frequency offset of the DPLL.

6.3.8 DPLL Status Indicators

The DPLL provides lock and holdover indicators in the dpll mon status x::lock and ho bits. The DPLL also provides state information in the dpll state refsel x::state field. The dpll mon th_sticky_x::state ch sticky bits indicate when a DPLL state change has occurred.

6.3.9 DPLL Bandwidth (Jitter/Wander Transfer)

Loop bandwidth is set by programming the dpll bw fixed mailbox register for one of five loop bandwidths: 14Hz, 29Hz, 61Hz, 130Hz, 380Hz or 470Hz.

The DPLL locks to an input reference and provides a stable low-jitter output clock when the selected loop bandwidth is less than 1/30th the input reference frequency. As an example, a DPLL fed with a 19.44MHz reference can have loop bandwidth up to the maximum of 470Hz. For a 1kHz input reference, the DPLL loop bandwidth can be up to 14Hz. For an 8kHz reference the recommended maximum loop bandwidth is 61Hz.

6.3.10 DPLL Programmable Damping

The device supports programmable damping and phase gain using the dpll damping mailbox register. A common value is the default value of 0x5 for gain peaking < 0.25dB.

6.3.11 DPLL Lock Time and Fast Lock Methods

Without enabling special fast lock behaviors, DPLL lock time is dependent on the DPLL loop bandwidth. The device has a lock time of less than 2s for loop bandwidths ≥ 10 Hz and phase slope limit set to unlimited.

Lock and loss-of-lock thresholds are independently configurable for hysteresis if desired. Refer to [dpll_phase_good,](#page-187-0) [dpll_phase_bad](#page-187-1) and [dpll_duration_good](#page-187-2) mailbox registers for more details.

6.3.12 DPLL Hitless Reference Switching

Referring to [Table 21](#page-202-1) the device is able to switch between input references with typical performance of 0.6 ns. Note that the device will transition through the holdover state when switching between input references. The switching

between input references may be fully automated when an old input reference fails (is disqualified) and a new input reference is available (is qualified).

6.3.13 DPLL Holdover Capability

6.3.13.1 Holdover Stability

The holdover accuracy depends on the core DPLL filter bandwidth as well as the additional holdover filter bandwidth and holdover storage delay.

Without considering the additional holdover filter bandwidth and storage delay, the following performance is typical:

• Initial accuracy of 2 ppb when the core DPLL filter bandwidth is ≥ 10 Hz (line card applications)

6.3.13.2 Hitless Entry and Exit from Holdover

The device has typical entry-into-holdover MTIE of 0.6ns and typical exit-from-holdover MTIE of 0.6ns. Holdover entry and exit can be fully automated when a DPLL's input reference fails (is disqualified) and a new input reference is available (is qualified).

6.3.13.3 Additional, Post-DPLL Holdover Options

In addition to the holdover benefits gained through the DPLL filter bandwidth there is a separate holdover filter bandwidth and holdover storage delay controlled using [dpll_ho_filter](#page-184-0) and [dpll_ho_delay](#page-184-1) mailbox registers.

The post-DPLL holdover filter bandwidth may be set very narrow (as low as 1.7mHz) even when the core DPLL bandwidth is higher or the local oscillator is less stable.

The post-DPLL holdover storage delay is a history of the previous post-DPLL holdover filter bandwidth values. When the DPLL enters holdover it can use the most recently computed holdover value, or can go back in history to an earlier value. If a transient has just occurred on an input reference, causing the entry to holdover, it is beneficial to use a holdover value that was computed before the start of the transient. Therefore the holdover storage delay is generally set based on the expected types of transients on the input references. Care should be taken not to go too far back in time using the holdover storage delay register since the local oscillator frequency offset may have drifted since then due to temperature or ageing effects. Holdover storage values from more than one hour earlier are available.

6.3.13.4 Additional, Post-DPLL Holdover Filter Details

If the input reference is noisy (has jitter and wander), the quality of the holdover value depends on the input jitter and wander and on the loop bandwidth of the DPLL because the holdover value is taken from the DPLL low-pass filter. A narrower DPLL bandwidth gives better attenuation of the noise and more accurate holdover value. As explained previously, a narrower loop bandwidth require a more stable (more expensive) master clock and requires longer lock time. The post-DPLL holdover filter solves this problem because it is not part of the loop, as shown in the simplified block diagram in [Figure 11,](#page-26-1) so it can be freely adjusted without affecting any loop parameters.

Figure 11 - Simplified Block Diagram of the Holdover Filter

The functionality of the holdover filter can be illustrated with the following example.

Figure 12 - Benefits of Holdover Filter

If the input reference is modulated by sinusoidal jitter, the instantaneous frequency of the input clock is also changed in a sinusoidal fashion. This is shown in the top plot of the [Figure 12.](#page-27-0) If the loop bandwidth of the DPLL is set to 14Hz and if the jitter happens to have same frequency, the DPLL passes the jitter with only 3dB attenuation and the output frequency deviates 3dB less than the input frequency (middle plot). If the DPLL goes into holdover state its output frequency can equal the nominal frequency only at the zero crossing of the sine wave, which is highly unlikely to occur. Hence assuming the jitter frequency is constant, the holdover value depends on the amplitude of the input jitter—the higher the amplitude, the lower the holdover accuracy. Deviation of the frequency can be calculated as

Dfm = π ** fm * ja [in Ulpp]*

where the fm is frequency of the jitter (14 Hz in our example) and ja is jitter amplitude in unit intervals.

If an additional filter (holdover filter) is added which is not part of the loop then the DPLL can filter jitter for the holdover value without affecting the loop performance. Then when the DPLL goes into holdover it takes its value from the holdover filter, which is much more accurate (closer to nominal) than the value from the loop filter.

When the holdover filter is enabled the Digitally Controlled Oscillator will use the value from the holdover filter (position 2 of the switch in [Figure 11\)](#page-26-1). The holdover filter bandwidth can be set in the [dpll_ho_filter](#page-184-0) mailbox register. If the value in this register is 0x00 the holdover filter is not used and the holdover value in this case is based on the DPLL loop bandwidth.

For applications that use DPLL NCO mode for IEEE 1588 timing over packet, the dpll ho filter::nco en bit specifies whether the holdover filter is updated while the DPLL is in NCO mode.

The dpll mon status $x:$:ho ready bit indicates when the internally calculated holover average is ready.

6.3.13.5 User Holdover Compensation Support

System software can provide advanced holdover compensation schemes to reduce the effects of temperature variation or ageing of the local oscillator while in the holdover state or holdover mode. To support this operation the DPLL has several support tools.

During locked operation the user can read the core DPLL frequency offset from the [dpll_df_offset_x](#page-134-1) register. With this information system software can learn the ageing characteristics of the local oscillator. Additionally, when combined with a temperature sensor, system software can learn the temperature characteristics of the local oscillator. System software then writes the desired frequency offset to the [dpll_df_manual_x](#page-135-0) register. This offset is then used in freerun, forced holdover mode, holdover state, and NCO mode. .

6.3.14 DPLL Output Frequency Offset and Master Clock Frequency Adjustment

The device allows adjustment of the output frequency of each DPLL with resolution of 2^{-48} (~0.0000035 ppb) and allowable range of ± 1 % (± 0.4 % for DPLL0 when GP-Synth is enabled) as shown in [Figure 13.](#page-28-2) It also supports fine DPLL frequency adjustment to compensate for any known master XO frequency error. The output frequency adjustment (∆f₀ in the figure, [dpll_df_offset_x](#page-134-1) register) would typically be used in applications such as IEEE-1588 plus SyncE hybrid mode where the DPLL is locked to Synchronous Ethernet but the output frequency needs to track IEEE-1588. Since Synchronous Ethernet and IEEE-1588 are generally not sourced from the same primary reference clock, there will be a small and variable frequency offset between them which must be constantly updated. The frequency offset can be programmed through device registers, or one of the GPIOs can be configured to cause the device to add or subtract a pre-programmed frequency offset each time the GPIO pin is toggled.

Figure 13 - Output and XO Frequency Adjustment

The master clock frequency adjustment (Δf_D in the figure, [dpll_df_manual_x](#page-135-0) register) would be used in applications which need to constantly adjust for variation of XO frequency with temperature or aging. This feature works in conjunction with offset from nominal frequency offset feature described in section [6.8.2.3.](#page-40-5) The major differences are that the nominal frequency offset feature should be done only once at power-up and it applies to all DPLLs. The fine DPLL master clock frequency adjustment can be done any time during normal operation and it is available on a per-DPLL basis. The changes should be very small to reduce disturbances at the output. If a bigger frequency step is required it should be split into multiple smaller frequency steps applied over time.

6.3.15 DPLL Supervision & Management

6.3.15.1 DPLL Management Mode Comparisons

In unmanaged mode of operation, the DPLL state (locked, holdover, acquiring) and the selected reference are automatically set by the internal state machine of the device. It is based on availability of a valid reference and on the reference's selection priority.

In managed mode of operation, the DPLL state and the selected reference are manually set by the user.

The device allows for smooth transitions between managed and unmanaged modes. Hence if the DPLL is in managed mode, for example locked to REF1P reference, and then is switched to unmanaged mode of operation, the state machine keeps the DPLL locked to REF1P and it does not force reference switching to any other reference unless REF1P is disqualified by its input monitors.

Each DPLL has its own independent state control and reference selection state machine.

6.3.15.2 DPLL Unmanaged Mode

The unmanaged mode combines the functionality of the normal state with automatic holdover and automatic reference switching. In this mode, transitioning from one state to another is controlled by the device internal state machine.

The on-chip state machine monitors the input reference status bits and makes decisions to perform reference switches or to change to the holdover state.

The reference switching state machine is based on the internal clock monitoring of each of the available input references and their priorities.

The state machine selects a reference source based on its priority value defined in a control register and the current availability of the reference. If all the references are available, the reference with the highest priority is selected; if this reference fails, the next highest priority valid reference is selected, and so on.

In unmanaged mode, the state machine only reacts to reference failure indicators and performs reference switching anytime one of the following conditions takes place, assuming they are not masked with their corresponding mask bits:

- LOS detected a failure and refswitch mask LOS is at logic "1"
- SCM detected a failure and refswitch mask SCM is at logic "1"
- CFM detected a failure and refswitch mask CFM is at logic "1"
- GST is triggered and refswitch mask GST is at logic "1"
- PFM detected a failure and refswitch mask PFM is at logic "1"
- SFM detected a failure and refswitch mask SFM is at logic "1"

In unmanaged mode, the device automatically selects a valid reference input. If the current reference used for synchronization fails, the state machine switches to another valid reference. If all the available references fail, then the device enters the holdover state under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and holdover mask LOS is at logic "1"
- SCM detected a failure and holdover mask SCM is at logic "1"
- CFM detected a failure and holdover mask CFM is at logic "1"
- GST is triggered and holdover mask GST is at logic "1"
- PFM detected a failure and holdover mask PFM is at logic "1"
- SFM detected a failure and holdover mask SFM is at logic "1"

In unmanaged mode of operation, the state machine automatically recovers from holdover when the conditions to enter holdover are not present.

The reference selection is based on reference priority. The current active reference for each DPLL can be read from DPLLx Reference Selection Status register.

If neither the reference switch nor the holdover masks are set, then the device continually tries to lock to a failed reference subject to the limits of the pull-in/hold-in range.

6.3.15.3 DPLL Managed (Manual) Mode

In managed mode, the device does not auto-select among the reference inputs. Instead the user specifies which reference input to use, and if that reference fails the DPLL enters the holdover state without switching to another reference.

The user (external software) monitors the device status bits. Based on the status information, the user makes a decision to force holdover or to perform a reference switch. In managed mode the active reference input is selected based on reference selection control bits. If the user sets the device to lock to a failed reference, the device stays in holdover and only locks to that reference if it becomes valid.

The state machine only reacts to failure indicators and goes into holdover under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and holdover mask LOS is at logic "1"
- SCM detected a failure and holdover mask SCM is at logic "1"
- CFM detected a failure and holdover mask CFM is at logic "1"
- GST is triggered and holdover mask GST is at logic "1"
- PFM detected a failure and holdover mask PFM is at logic "1"
- SFM detected a failure and holdover mask SFM is at logic "1"

The state machine automatically recovers from holdover when the conditions to enter holdover are not present.

Time-critical transitions for entry into holdover and exit from holdover are managed by the internal state machine. A change of the reference select bits triggers an internal state transition into holdover and then an exit into Normal state and locking to the new reference.

If neither the reference switch nor the holdover masks are set, then the device continually tries to lock to a failed reference subject to the limits of the pull-in/hold-in range.

6.3.16 DPLL Jitter/Wander Generation

The wander generation is dominated by the high-pass filter characteristics of the local oscillator above the programmed DPLL filter bandwidth.

The jitter generation performance is provided in section [11.](#page-202-0)

6.3.17 DPLL Frequency and Phase Reporting

The frequency offset of the DPLL vs. the master clock oscillator can be read from the [dpll_df_offset_x](#page-134-1) register by initiating a read using the fields of the dpll df ctrl x register with read sem=1 and ref ofst=0. The frequency offset of the DPLL vs. the input reference it is tracking can be read from the [dpll_df_offset_x](#page-134-1) register using the fields of the [dpll_df_ctrl_x](#page-134-2) register with read_sem=1 and ref_ofst=1. The resolution of both values is 2^{-48} (~0.0000035ppb or 3.5E-15). In addition, for precise DPLL-to-DPLL comparisons, the frequences of all DPLLs can be latched at the same instant using [dpll_freq_cmd:](#page-119-3):latch.

The phase offset of the DPLL vs. the input reference it is tracking can be read from the [dpll_phase_err_data_x](#page-130-0) register. The resolution of this register is 0.01ps.

6.4 Input-Output Conversion

6.4.1 Input-to-Output and Output-to-Output Phase Alignment

6.4.1.1 Phase Alignment Control

When the output clock is locked to a jitter-free and wander-free input clock, input-to-output latency is expected to have a typical error of 0ns. This is accomplished within the device using advanced, automatic precision inputoutput alignment routines at initialization. See [Table 16](#page-198-0) for alignment specifications.

Additionally, there are user-accessible phase adjustments that allow for input-to-output and output-to-output latency corrections to compensate for PCB load delay, as detailed in section [6.3.5 DPLL Input Advance and Delay](#page-24-1) and section [6.6.3 HPOUT Phase Alignment and Phase Adjustment.](#page-37-0)

Note that when the device is initially configured with DPLL(s) in NCO mode, GPOUTs are not automatically aligned with HPOUTs. An easy work-around for this is to initially configure the device with DPLL(s) in any other mode, for example freerun. The device then aligns all outputs. Then system software can change DPLL mode to NCO as needed. Note that when outputs are 1Hz or 0.5Hz the alignment step can take several seconds; therefore, system software should wait at least 5 seconds before changing DPLLs to NCO mode.

6.4.1.2 External Feedback

The PLL architecture allows for implementation of an external feedback path where one of the output clocks signals is externally wired to one of the reference inputs. External feedback automatically maintains tight alignment of output phase with reference input phase, dynamically compensating for changes in PCB trace delay and external buffer delay caused by changes in temperature.

It is recommended that the DPLLs be fully configured before enabling external feedback. If a synthesizer or DPLL in the external feedback path need to be reconfigured, disable external feedback before changing the parameters and then enable external feedback again.

For the DPLL0-Synth0 path, external feedback is enabled by first wiring a GPOUT pin (or a signal downstream of a GPOUT pin, such as a fanout buffer output) to a REF pin, then specifying the REF pin in [ext_fb_sel:](#page-120-0):ref and then setting the [ext_fb_ctrl:](#page-120-1):en bit.

For Synth1 and Synth2, regardless which DPLL each is connected to, external feedback is enabled by first wiring an HPOUT pin or a signal downstream of a GPOUT pin, such as a fanout buffer output) to a REF pin. Then the HPOUT pin must be specified in [hp_fb_out_x:](#page-150-0):idx and the REF pin must be specified in [hp_fb_ref_x:](#page-150-1):idx. Finally external feedback is enabled by setting [hp_ctrl_x:](#page-146-1):ext_fb=1. By default the device configures the feedback REF frequency and the feedback HPOUT medium-speed and low-speed dividers for a low frequency (typically a few hundred kHz). After external feedback is enabled, the settings for REF and HPOUT should not be changed. Note that only an HPOUT internally connected to the synthesizer's integer divider can be used. Using an HPOUT internally connected to the synthesizer's fractional divider is not supported.

If the feedback frequency chosen by the device causes an unwanted spur in output signal phase noise plots or has any other undesirable effect, the HPOUT medium-speed divider and low-speed divider values can be set manually before enabling external feedback. The [hp_fb_msdiv_x](#page-150-2) and [hp_fb_lsdiv_x](#page-150-3) registers provide this capability.

Before choosing external feedback, the user should consider the input-output alignment performance that the device achieves without external feedback, shown in [Table 16.](#page-198-0) Because the device uses an inside-the-package feedback similar to external feedback, input-output alignment performance without external feedback is as good as with external feedback, especially for Synth1 and Synth2. Therefore Microsemi recommends external feedback only for special cases, such as when the outputs of a fanout buffer downstream of the device should be aligned with an input reference.

Note that external feedback can only be implemented with regular clock signal. It cannot be implemented with a Ref-Sync pair.

6.4.2 Rate Conversion Function and FEC Support

The DPLL provides frequency up-scaling and down-scaling functions. It has the ability to switch from normal rate (before FEC is negotiated) to FEC rate and vice versa.

The DPLL supports:

Simple rate conversion (e.g. take in 19.44MHz and create 255/238 FEC SONET/SDH clock of 666.51MHz)

Double rate conversion (e.g. take in 19.44MHz and create FEC 10GbE clock of 644.5313MHz, which is 66/64 x 625MHz, or create 690.5692MHz which is 255/238 x 66/64 x 625MHz)

The following is just an example of the frequencies that can be supported at the input and output independently (many more frequencies can be supported):

GbE:

- 25MHz
- 125MHz

XAUI (chip-to-chip interface, which is a common chassis-to-chassis interface):

• 156.25MHz or x2 or x4 version

OC-192/STM-64:

- 155.52MHz or x2 or x4 version
- 155.52MHz x 255/237 (standard EFEC for long reach) or x2 or x4 version
- 155.52MHz x 255/238 (standard GFEC for long reach) or x2 or x4 version

10 GbE:

- 156.25MHz which is 125MHz x 10/8 or x2 or x4 version
- 155.52MHz x 66/64 or x2 or x4 version

Long reach 10GE might require the following frequencies with simple rate conversion: (156.25MHz x 255/237) and (156.25MHz x 255/238).

The following frequencies with double rate conversion: (155.52MHz x 66/64 x 255/237) or (155.52MHz x 66/64 x 255/238) and (156.25MHz x 66/64 x 255/238) or (156.25MHz x 66/64 x 255/238). Also, user can use x2 or x4 version of the listed frequencies.

When using a DPLL path for frequency conversion, some specific scenarios have behavior limitations. The scenarios are:

- (a) from an integer multiple of 0.25Hz to a frequency that is not an integer multiple of 0.25Hz
- (b) from a frequency that is not an integer multiple of 0.25Hz to an integer multiple of 0.25Hz
- (c) between two frequencies that are not integer multiples of 0.25Hz and are not integer multiples of a common divisor.

There are two behavior limitations in these scenarios. First, the frequency conversion is not exactly 0ppm. Instead there is a very small frequency error in the range of 3E-16 to 3E-18. Second, when hitless switching is disabled [\(dpll_ctrl_x:](#page-121-0):tie_clear=1) the DPLL path will not have input-to-output phase alignment and will have a large phase change during reference switching. The size of the phase change is on the order of 10us by default (due to ~100kHz internal DPLL feedback frequency) but can be reduced to the order of 100ns (with register settings to increase internal DPLL feedback frequency to ~10MHz). Contact Microsemi timing applications support for help with these register settings. Such limitations on one DPLL do not affect the other DPLLs if the other DPLLs are not configured for one of the scenarios (a) through (c) above.

6.4.3 Mapping DPLLs to Synthesizers

One DPLL may be mapped to more than one Synthesizer concurrently. The following combinations are supported:

- DPLL0 to Synth0, DPLL1 to Synth1, DPLL2 to Synth2
- DPLL0 to Synth0 and Synth1, DPLL2 to Synth2
- DPLL0 to Synth0 and Synth2, DPLL1 to Synth1
- DPLL0 to Synth0, DPLL1 to Synth1 and Synth2
- DPLL0 to Synth0 and Synth1 and Synth2

Synth0 is always connected to DPLL0. The source for Synth1 is specified by [hp_ctrl_1:](#page-146-1):dpll and the source for Synth2 I specified by [hp_ctrl_2:](#page-150-4):dpll. If the source for a synthesizer is changed during runtime it is best to disable and then re-enable the synthesizer by clearing then setting the hp ctrl $x::en$ bit after the change to maintain proper input-to-output phase alignment.

Phase alignment of very low frequency HPOUT signals (<1kHz) when SynthX is connected to DPLLY ($X\neq y$) is not supported.

6.5 Output Frequency Synthesizers

The frequency synthesis engines can generate any clock frequency in a range as shown below:

- Synthesizer 0: 730MHz to 950MHz
- Synthesizer 1: 3.715GHz to 4.18GHz
- Synthesizer 2: 3.715GHz to 4.18GHz

The frequency for Synth0 is programmed as B $*$ K $*$ M / N Hz where B, M and N are 16-bit registers and K is a 24bit register.

The frequency for Synth1 and Synth2 is programmed as B $*$ M / N where B, M and N are 32-bit registers.

As shown in [Figure 1,](#page-6-2) Synth1 and Synth2 each have an integer divider and a fractional divider. The integer divider can divide the Synthesizer frequency by integers 4 to 15 plus half-divides of 4.5, 5.5, 6.5 and 7.5. The integer divider is the lowest jitter path. The fractional dividers are described in section [6.5.2.](#page-33-1)

6.5.1 Synth0 Frequency Offset

The frequency offset of the general-purpose synthesizer (Synth0) can be adjusted with resolution of 2⁻⁴⁸ $(\sim 0.0000035$ ppb or 3.5E-15) in the [gp_df_offset_manual](#page-144-0) register. The adjustment affects the frequency offset of both GPOUT0 and GPOUT1 outputs.

6.5.2 Synth1 and Synth2 Fractional Dividers

The fractional divider performs zero ppm non-integer frequency conversion. The fractional divider jitter performance varies from about 0.4ps to nearly 2ps rms (12kHz to 20MHz band) depending on exact frequency plan. For most frequency plans the fractional divider jitter is <1ps rms.

The output clock from the fractional divider has good phase noise on rising edges but worse phase noise on falling edges and can have non-50% duty cycle. Applications that only use clock signal rising edges can use the fractional divider's output clock directly. For applications that care about 50% duty cycle and/or the phase noise of both rising edges and falling edges, the fractional divider should be further divided by the per-output medium-speed dividers. The per-output low-speed dividers can be used to further divide if very low frequencies are needed.

The maximum output frequency for the fractional divider is $f_{VCO}/10$. Including the need for a post-divide in the medium-speed divider, the maximum frequency for a 50% duty-cycle output clock signal is fvco/20. The minimum output frequency for the fractional divider is $f_{VCO}/32$. The output frequency of the fractional divider is specified in the [hp_fdiv_base_x,](#page-149-0) [hp_fdiv_num_x](#page-149-1) (numerator) and [hp_fdiv_den_x](#page-149-2) (denominator) registers. The fractional output divider is enabled by setting hp ctrl x.fdiv en.

6.5.3 NCO Behavior in the Fractional Dividers

System software can steer output frequencies derived from the fractional output divider with high resolution by manipulating the divider's [hp_fdiv_base_x](#page-149-0) value. This steering creates a fractional frequency offset (in ppb or ppm) for the output of the synthesizer's fractional output divider that is different than the fractional frequency offset of the synthesizer's integer divider (example: Synth0 integer divider output is 0ppm and Synth0 fractional divider output can be manipulated to be 0ppm or -4ppm or +10ppb or any desired offset).

(Note: Fractional frequency offset (FFO) is defined as (actual_frequency – nominal_frequency) / nominal_frequency. FFO is a unitless number but is typically expressed in parts per billion (ppb), parts per million (ppm) or percent.)

6.5.4 Synth0 Phase Adjustment

The Synth0 synthesizer can advance or delay simultaneously the outputs connected to it with 1ps step size. The size of the phase shift is programmed in the gp fine shift register. The maximum phase offset that can be programmed in one step is 10ns. This procedure can be repeated so that cumulative phase offset is unlimited. To mitigate disturbance of the device receiving the output clock signal during the output phase adjustment, the user can specify how long it takes for the phase to move to its final position in the [gp_fine_shift_intvl](#page-143-1) register. This prevents discrete phase steps at the output. Instead the phase moves gradually to its final position.

6.5.5 Synth1 and Synth2 Phase Adjustment

Each of Synth1 and Synth2 can have their phase advanced or delayed with 1ps step size and 2.1ms range in the [hp_fine_shift_x](#page-149-3) register. Unlike the Synth0 phase adjustment described in [6.5.4,](#page-33-3) successive phase adjustment values written to this register are not cumulative. (In other words, writing phase X to this register and then writing phase Y results in final phase of Y, not X+Y.) The entire phase adjustment is provided to device logic immediately when written, but the rate of change of phase is subject to DPLL loop dynamics.

6.5.6 Synth1 and Synth2 Lowest Jitter Using Fractional Output Divider Feedback

Synth1 and Synth2 achieve their lowest possible output jitter (50-60fs rms lower) when configured with APLL feedback through the fractional output divider. [Figure 14](#page-34-1) illustrates this configuration, which is hereafter referred to as FDIV feedback.

 Figure 14 - Synthesizer FDIV Feedback Concept

There are costs to using this configuration, since it uses internal resources in unexpected ways. When FDIV feedback is enabled for Synth1, the Synth1 APLL feedback path is through the fractional output divider and the HPOUT0 output divider. Therefore HPOUT0 and HPOUT1 (same source bank as HPOUT0) must be configured for frequencies related to the master clock oscillator. Since such frequencies are not typically useful in system designs, HPOUT0 and HPOUT1 typically are not useable when Synth1 is configured for FDIV feedback. [Figure 15](#page-34-2) shows Synth1 FDIV feedback.

Figure 15 - Synth1 FDIV Feedback

When FDIV feedback is enabled for Synth2, all eight HPOUT outputs are useable, but Synth1 loses it internal feedback to DPLL1. Therefore if Synth1 is needed for the application then the DPLL1-Synth1 path must be configured for external feedback from an HPOUT output connected to Synth1 to a REF input configured to be DPLL1's feedback input. See section [6.4.1.2](#page-31-1) for details about external feedback. Synth1 cannot be internally connected to DPLL0 when FDIV feedback is enabled for Synth2.

When FDIV feedback is used and the master clock oscillator is \leq 50MHz, the OSCI clock doubler (section [6.8.2.2\)](#page-40-6) should be enabled for lowest possible output jitter. When the master clock oscillator is >50MHz the OSCI clock doubler cannot be used. But in FDIV feedback configuration, a Synth input doubler can and should be enabled for lowest possible output jitter. Note that it is invalid to enable both the OSCI doubler and the Synth input doubler at the same time.

FDIV feedback is enabled by enabling and configuring the fractional output divider (section [6.5.2\)](#page-33-1) and then settin[g](#page-146-1) [hp_ctrl_x.](#page-146-1)fdiv_fb_en=1. The Synth input doubler is enabled by setting hp ctrl_x.fdiv_fb_dbl=1.

6.5.7 Synth0 Disable/Enable Procedure for Specific Register Changes

When Synth0 is enabled in an application, the following register fields should not be changed except by using a specific procedure: [gp_ctrl:](#page-142-1):en, [gp_freq_base,](#page-142-2) [gp_freq_mult,](#page-143-2) [gp_freq_m,](#page-143-3) [gp_freq_n](#page-143-4) and [central_freq_offset.](#page-60-0)

The procedure is as follows:

1. Disable GP-Synth0 by setting [gp_ctrl:](#page-142-1):en=0.

- 2. Change any of the registers listed above.
- 3. Read 0x80002600, change bits 21:19 to 0x2, and write the updated value to 0x80002600.
- 4. Wait at least 25ms
- 5. Change bits 21:19 to 0x0 and write the updated value to 0x80002600.
- 6. Enable GP-Synth0 by setting [gp_ctrl:](#page-142-1):en=1.

Reading and writing these 0x8000xxxx addresses requires the procedures described in ZLAN-728.

6.6 HPOUT Output Clocks

The device has eight HPOUT output clock signal pairs that each can be locked to Synth1 integer divider, Synth1 fractional divider, Synth2 integer divider or Synth2 fractional divider. Each output pair has individual divider, enable and signal format controls. In CMOS mode each signal pair can become two CMOS outputs, allowing the device to have up to 18 output clock signals (16 HPOUT plus 2 GPOUT). Also in CMOS mode, the HPOUTxN pin can have an additional divider allowing the HPOUTxN frequency to be an integer divisor of the HPOUTxP frequency (example: HPOUT3P 125MHz and HPOUT3N 25MHz). The outputs can be aligned relative to each other, and the phases of output signals can be adjusted dynamically with high resolution.

6.6.1 HPOUT Enable, Signal Format, Voltage and Interfacing

To use an output, the output driver must be enabled in [hp_out_ctrl_x:](#page-155-1):format and the per-output dividers must be enabled by setting the **en** x bit in [hp_out_en.](#page-153-0) The per-output dividers include the medium-speed divider, the lowspeed divider and the associated phase adjustment/alignment circuitry and start/stop logic.

Each output pair can be disabled or configured as LVDS, LVPECL, HCSL, HSTL, or one or two CMOS outputs. When an output is disabled it is high impedance, and the output driver is in a low-power state. In CMOS mode, the HPOUTxN pin can be disabled, in-phase or inverted vs. the HPOUTxP pin. The clock to the output driver can inverted. The CMOS/HSTL output driver can be set to any of four drive strengths.

When the output driver is in LVDS mode. Vop is forced to 400mV. Vcm can be configured in the [hp_out_diff_x](#page-156-0) register, but the default value is typically used to get $V_{CM}=1.23V$ for LVDS.

When the output driver is in programmable differential mode the output swing (V_{OD}) can be configured in the [hp_out_diff_x](#page-156-0) register to any value from 300mV to 900mV in 100mV steps, and the common-mode voltage can be configured to any voltage from 1.0V to 2.1V in 0.1V steps. Together these fields allow the output signal to be customized to meet the requirements of the clock receiver and minimize the need for external components. By default, programmable differential mode provides 800mV LVPECL signal swing with a 1.23V common mode voltage. This gives a signal that can be AC-coupled (after a 100 Ω termination resistor) to receivers that are LVPECL or that require a larger signal swing than LVDS. The output driver can also be configured for LVPECL output with standard 2.0V common-mode voltage.

In both LVDS mode and programmable differential mode the output driver requires a DC path between HPOUTxP and HPOUTxN for proper operation. This DC path is often a 100Ω termination resistor placed as close as possible to the receiver inputs to terminate the differential signal as shown in [Figure 16](#page-36-1) parts a) and b). If the receiver requires a common-mode voltage that cannot be matched by the output driver then the POS and NEG signals can be AC-coupled to the receiver after the 100 Ω resistor as shown in [Figure 16](#page-36-1) part b). For the case where the receiver already has a 100 Ω termination resistor *and* AC-coupling is required, a resistor can be placed between HPOUTxP and HPOUTxN as close as possible to the device to provide the required DC path as shown in [Figure](#page-36-1) [16](#page-36-1) part c). This resistor can be 100 Ω for double-termination of the signal. Or it can be up to 200 Ω in which case the signal is single-terminated by the 100 Ω resistor at the receiver and the signal amplitude at the receiver is larger than the double-termination case.

HCSL mode requires a DC path through a 50Ω resistor to ground on each of HPOUTxP and HPOUTxN.

Outputs are grouped into four power supply banks, VDDO_0_1 through VDDO_6_7, to allow CMOS or HSTL signal swing from 1.5V to 3.3V for glueless interfacing to neighboring components. Each power supply bank has two outputs.

If an output is configured for HSTL mode then a 1.5V power supply voltage is typically used to get a standardscompliant HSTL output. Note that LVDS, LVPECL and HCSL signal formats must have a power supply of 2.5V or 3.3V.

[Figure 16](#page-36-0) shows recommended interface circuitry for the various output signal formats.

Figure 16 - Example External Components for Output Signals

6.6.2 HPOUT Frequency Configuration

The frequency of each output is determined by the configuration of the source synthesizer, the synthesizer's output dividers, and the per-output dividers. Each bank of outputs can be connected to either Synth1 or Synth2 integer divider or fractional divider usuing the appropriate bank_xy field in [hp_out_mux.](#page-154-0)

Each output pair has two output dividers, a 7-bit medium-speed divider [\(hp_out_msdiv_x\)](#page-155-0) and a 25-bit low-speed output divider [\(hp_out_lsdiv_x\)](#page-155-1). These dividers are in series, medium-speed divider first then output divider. These dividers produce signals with 50% duty cycle for all divider values including odd numbers. The low-speed divider can only be used if the medium-speed divider is used (i.e. medium-speed divider set to divide by ≥ 2). The maximum input frequency for the medium-speed divider is 750MHz.

Since each output has its own independent dividers, the device can output families of related frequencies that have a synthesizer divider frequency as a common multiple. For example, for Ethernet clocks, a 625MHz clock from a synthesizer integer divider can be divided by four for one output to get 156.25MHz, divided by five for another output to get 125MHz, and divided by 25 for another output to get 25MHz. Similarly, for SDH/SONET clocks, a 622.08MHz clock can be divided by 4 to get 155.52MHz, by 8 to get 77.76MHz, by 16 to get 38.88MHz or by 32 to get 19.44MHz.

Two Different Frequencies in 2xCMOS Mode

When an output is in 2xCMOS mode it can be configured using the **neglsd** bit in the [hp_out_lsctrl_x](#page-157-0) register to have the frequency of the HPOUTxN clock be an integer divisor of the frequency of the HPOUTxP clock. Examples of where this can be useful:

• 125MHz on HPOUTxP and 25MHz on HPOUTxN for Ethernet applications

- 77.76MHz on HPOUTxP and 19.44MHz on HPOUTxN for SONET/SDH applications
- 25MHz on HPOUTxP and 1Hz on HPOUTxN

An output can be configured to operate like this by setting the low-speed divider value to HPOUTxP freq / HPOUTxN freq and enabling the two-frequency mode. Here are some notes about this two-frequency configuration option:

- In this mode only the medium speed divider is used to create the HPOUTxP frequency. The lowspeed divider is then used to divide the HPOUTxP frequency down to the HPOUTxN frequency. This means that the lowest HPOUTxP frequency is the synthesizer's integer divider or fractional divider frequency divided by 128.
- An additional constraint is that the medium-speed divider must be configured to divide by 2 or more.

6.6.3 HPOUT Phase Alignment and Phase Adjustment

All outputs that are enabled [\(hp_out_en:](#page-153-0):en_x=1) and configured to follow Synth1 (using [hp_out_mux](#page-154-0) fields) are aligned automatically when Synth1 is enabled [\(hp_ctrl_1:](#page-146-0):en set to 1). Similarly all outputs configured to follow Synth2 are aligned automatically when Synth2 is enabled. An output that is configured and enabled after its synthesizer is enabled is not aligned to the other outputs from that synthesizer to avoid phase hits on the other outputs. Alignment of HPOUT outputs from a synthesizer can be forced by setting [hp_ctrl_x:](#page-146-0):en low and then high.

The phase of an output signal can be shifted by 180° by inverting the polarity. In addition, the phase can be adjusted using the [hp_out_shift_x](#page-158-0) register in units of bank source clock cycles. For example, if the bank source clock is 625MHz (from Synth1 integer divider for example) then one bank source clock cycle is 1.6ns, the smallest phase adjustment is 0.8ns, and the adjustment range is ±5.6ns.

In addition to the per-output controls mentioned above, the phase of all outputs derived from the same synthesizer can be controlled with 1ps resolution. See section [6.5.5](#page-33-0) for details.

In addition, one or more HPOUT outputs that are 1PPS can have their phase adjusted up to 1UI using the [phase_step_ctrl,](#page-124-0) [phase_step_data](#page-125-0) and [phase_step_mask_hp](#page-126-0) registers. The phase_step_data register is a signed integer with units of medium-speed divider (MSDIV) periods. The maximum phase step amplitude is limited to ±49% of a UI, i.e. ±0.49s.

Note that outputs internally connected to the Synth's integer divider are tightly aligned, but outputs internally connected to the Synth's fractional divider are aligned with a phase offset. To tightly align outputs from the fractional divider, system software can measure this phase offset using input-vs-input phase measurement (section [6.1.5\)](#page-20-0) and corrected it by temporarily changing the fractional divider value and then changing it back. For example, a 10ns phase change can be accomplished by changing the fractional divider value by 10ppb for one 1 second, or by 1ppb for 10 seconds.

6.6.4 HPOUT Duty Cycle / Pulse Width Adjustment

For output frequencies less than or equal to 141.666MHz, the duty cycle of the output clock can be modified using the [hp_out_width_x](#page-158-1) register. This behavior is only available when medium-speed divider is dividing by 2 or more and low-speed divider is dividing by 3 or more. By default the output clock is 50%. Otherwise the clock signal is a pulse with a width 1 to 255 medium-speed divider output clock periods. For normal polarity outputs, the pulse is high and the signal is low the remainder of the cycle. For inverse polarity outputs, the pulse is low and the signal is high the remainder of the cycle.

Note that duty cycle adjustment is done in the low-speed divider, and both HPOUTxP and HPOUTxN can be configured to follow either the medium-speed divider or the low-speed divider. When an output is configure for twofrequency mode the HPOUTxN pin has duty cycle adjustment but the HPOUTxP pin does not. This allows a higherspeed 50% duty cycle clock signal to be output on the HPOUTxP pin and a lower-speed frame/phase/time pulse (e.g. 2kHz, 8kHz or 1PPS) to be output on the HPOUTxN pin at the same time.

Note that duty cycle adjustment moves the output clock rising edge. There are cases where signals with non-50% duty cycles cannot be rising-edge aligned.

An output configured for CMOS or HSTL signal format should not be configured to have a duty cycle with high time shorter than 2ns or low time shorter than 2ns.

6.6.5 HPOUT Clock Start/Stop and Squelch

6.6.5.1 HPOUT Start/Stop

Output clocks can be stopped high or low or high-impedance. One use for this behavior is to ensure "glitchless" output clock operation while the output is reconfigured or phase aligned with some other signal.

Each output has an [hp_out_stop_x](#page-158-2) control register with fields to control this behavior. The stop mode field specifies whether the output clock signal stops high, low, or high-impedance. The stop source field specifies the source of the stop signal. Options include control bits or one of the GPIO[8:5] pins. The device is configurable to simultaneously stop and start any subset of the HPOUT outputs.

When the stop mode is Stop High and the stop signal is asserted, the output clock is stopped after the next rising edge of the output clock. When the stop mode is Stop Low and the stop signal is asserted, the output clock is stopped after the next falling edge of the output clock. When the output is stopped, the output driver can optionally go high-impedance. Internally the clock signal continues to toggle while the output is stopped. When the stop signal is deasserted, the output clock resumes on the opposite edge that it stopped on. Low-speed output clocks can take long intervals before being stopped after the stop signal goes active. For example, a 1 Hz output could take up to 1 second to stop.

When the output polarity is inverted the output stops on the opposite polarity that is specified by the stop mode field.

Generally the medium-speed divider must be dividing by 2 or more for this function to operate correctly since medium-speed divider set to 1 bypasses the start-stop circuits.

When medium-speed divider is set 1, the device does provide a "stop high then go high-impedance" behavior that can be used to make outputs high-impedance, but the action won't necessarily be glitchless. To use this behavior to get "stop *low* then go-impedance" behavior, the output can be set to inverse polarity.

Note that when the output is configured for two-frequency mode the start-stop logic is bypassed for the HPOUTxN pin, and HPOUTxN may not start/stop without glitches.

Each output has a status register [\(hp_out_mon_status_x\)](#page-95-0) with a **stopd** status bit that indicates stopped or not stopped and sticky registers [\(hp_out_th_sticky_x](#page-114-0) and [hp_out_tl_sticky_x\)](#page-114-1) with bits to indicate when **stopd** has changed states.

6.6.5.2 HPOUT Squelch

Each HPOUT can be configured to be squelched (stopped) under a user-selectable condition. When the appropriate bit is set in [hp_squelch_mask](#page-127-0) the output participates in the squelch. The squelch is caused by the setting of the out squelch ctrl::en bit.

This **en** bit can simply be set by system software to squelch outputs, but the more interesting capability is when this bit is controlled by a GPIO. As an example, to squelch outputs when DPLL0 loses all inputs and enters holdover configure the device as follows:

- Configure GPIO0 as a status that follows [dpll_mon_status_0.](#page-90-0)ho by setting [gpio_select_0:](#page-63-0):page=2, [gpio_select_0:](#page-63-0):offset=0x18, [gpio_select_0:](#page-63-0):bit=1 and [gpio_config_0:](#page-64-0):ctrl=011.
- Wire GPIO0 to GPIO1
- Configure GPIO1 to control [out_squelch_ctrl:](#page-126-1):en by setting [gpio_select_1:](#page-63-0):page=4, [gpio_select_1:](#page-63-0):offset=0x4C, [gpio_select_1:](#page-63-0):bit=0 and [gpio_config_1:](#page-64-0):ctrl=010.

6.7 GPOUT Output Clocks

The GPOUT0 and GPOUT1 output clock signals are single-ended outputs that are always locked to Synth0. Each GPOUT has its own divider, enable, polarity, phase and pulse width (duty cycle) controls.

6.7.1 GPOUT Phase Adjustment

Microsemi

Each GPOUT may be advanced or delayed in steps of 1 VCO cycle. This feature has a range of 1 UI per update and unlimited lifetime updates. All adjustments are aligned to the Synth0 VCO clock.

Per output phase step is initialized by programming the phase step ctrl register and the step size and the selected output(s) are specified in the phase step data and phase step mask gp registers. The phase steps are cumulative and unlimited. The device saves information of the phase offset up to $\pm 1/2$ period of the output clock. For example if the output clock is 100MHz (10ns period) and if the phase step is 11ns, a later read of the phase gives a value of 1ns. Therefore information about additional delay must be saved in system software (if needed).

In addition to the per-output controls mentioned above, the phase of Synth0 can be controlled with 1ps resolution to affect the phase of both GPOUT pins. See section [6.5.4](#page-33-1) for details.

6.7.2 GPOUT Clock Polarity

The device supports programming per-output clock polarity of the GPOUTx pin using the **polarity** bit in the [gp_out_ctrl_x](#page-144-0) register.

In the following scenario, the output clock polarity feature is not supported without additional configuration:

The synthesizer output is configured with a post-divider value ≤ 24

To correctly enable the output clock polarity the user must first configure the output frequency and desired polarity with post divider value > 24 , and then second set the post divider to the proper value ≤ 24 .

6.7.3 GPOUT Duty Cycle / Pulse Width Adjustment

The default output clock duty cycle is 50/50. The user may program the output pulse width (duty cycle) of the GPOUTx pin in the [gp_out_width_x](#page-144-1) register. This may be useful for 1PPS outputs when a duty cycle other than 50/50 is required, such as setting the pulse high time to 1UI of a companion clock.

6.7.4 GPOUT Output Drivers

The GPOUT single-ended driver (CMOS) supports a maximum clock frequency of 180MHz. GPOUT outputs should be terminated at the source with 22Ω resistors as shown in [Figure 17.](#page-39-0)

Figure 17 - Example External Components for GPOUT Driving CMOS Receiver

6.7.5 GPOUT Output Squelch

Each GPOUT can be configured to be squelched (stopped) under a user-selectable condition. When the appropriate bit is set in [gp_squelch_mask](#page-126-2) the output participates in the squelch. The squelch is caused by the setting of the [out_squelch_ctrl:](#page-126-1):en bit.

This **en** bit can simply be set by system software to squelch outputs, but the more interesting capability is when this bit is controlled by a GPIO. See section [6.6.5.2](#page-38-0) for an example configuration where outputs are squelched when DPLL0 loses all inputs and enters holdover.

6.8 System Clock

The device internal system clocks are generated from the device master clock signal wired to the OSCI and MCLKIN_P pins.

6.8.1 Master Clock Interface

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the OSCI and MCLKIN P pins. Recommended wiring is XO to source-series termination resistor and then short-as-possible equal-length traces from the resistor to the OSCI and MCLKIN_P pins.

The jitter on output clock signals depends on the phase noise and frequency of the oscillator. For the device to operate with the lowest possible output jitter, the external oscillator should have the following characteristics:

- Phase Jitter: less than 0.1ps RMS over the 12kHz to 5MHz integration band
- Frequency: The higher the better, all else being equal

Several vendors offer XO products with the required jitter. Three good choices from Vectron are the 114.285MHz VCC1-1537-114M285, the 49.152MHz VCC1-1545-49M152, and the 48MHz Vectron VCC1-9003-48M0000. Each of these is a standard VCC1 XO but with a max jitter specification of 0.1ps RMS over the 12kHz to 5MHz integration band.

6.8.2 Master Clock Frequency Selection

The frequency of the master clock on the OSCI and MCLKIN_P pins is specified by the MC0 and MC1 pins.

6.8.2.1 Nominal Master Clock Frequencies

The device supports nominal XO frequencies of 25MHz, 50MHz and 125MHz. The 25MHz and 50MHz nominal frequencies can have offsets down to -5% to support 24.576MHz and 49.152MHz, for example. The 125MHz nominal frequency can have offsets down to -9% to support 114.285MHz, for example.

6.8.2.2 OSCI Clock Doubler

The device provides an optional clock doubler for the path from the OSCI pin to Synth1 and Synth2. Generally this doubler should be enabled when the signal on the OSCI pin is 50MHz or lower. This doubles the input clock frequency to Synth1 and Synth2 which reduces their random jitter with little or no adverse effect for most frequency plans. Note that the doubler causes a spur at the OSCI frequency. If this spur falls within the output jitter band of interest then the doubler can be disabled if needed.

6.8.2.3 Offset from Nominal Frequencies

Offset from nominal is programmed by writing the [central_freq_offset](#page-60-0) register. For example, when using 24.576MHz or 49.152MHz oscillators, the user should maintain the default value of the [central_freq_offset](#page-60-0) register (0x046AAAAB).

For a 114.285MHz oscillator the value should be 0x180072B0.

For 25MHz, 50MHz and 125MHz oscillators the [central_freq_offset](#page-60-0) register should be programmed to 0x00000000.

6.9 Power Supply

The device power supply can be split into five distinct groups. The Synth1 and Synth2 synthesizers and dividers are powered from VDDH=3.3V and VDDL=1.8V. All HPOUT outputs can be independently powered with 1.5V, 1.8V, 2.5V or 3.3V on the VDDO supplies. (The 1.5V and 1.8V options only apply for CMOS and HSTL output signal formats). All the other device inputs and outputs are powered from VDD=3.3V supply. The device core is powered from a 1.8V supply on the VDD_DRI pin.

6.9.1 Power Up/Down Sequence

Due to the multi-power-supply nature of the device, some I/Os have parasitic diodes between a lower-voltage supply and a higher-voltage supply. When ramping power supplies up or down, care must be taken to avoid forward-biasing these diodes because it could cause latchup. Two methods are available to prevent this. The first method is to place a Schottky diode external to the device between the lower-voltage supply and the higher-voltage

supply to force the higher-voltage supply to be within one parasitic diode drop of the lower-voltage supply. The second method is to ramp up the higher-voltage supply first and then ramp up the lower-voltage supply.

Important Note: The voltages on VDDL, VDD_DRI, and all VDDOx pins must not exceed VDDH. Not complying with this requirement may damage the device.

6.9.2 Power Supply Filtering

Jitter levels on the output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the device should be isolated from noise on power planes connected to its 3.3V and 1.8 V supply pins. Microsemi application note ZLAN-649 provides power supply filtering recommendations.

6.9.3 Power Calculator

The GUI software for the device includes a useful power calculator that estimates power utilization for a specific configuration or application.

6.9.4 Reset and Configuration Circuit

To ensure proper operation, the device must be reset after power-up by driving the RST_B pin low. It is not acceptable to use an external R-C network to hold RST_B low during power-up. The RST_B pin should be held low for at least 2ms. Following reset, the device will operate under specified default settings. The SRST_b pin must always be wired directly to the RST b pin.

The RST_B input has Schmidt trigger properties to prevent level bouncing.

General purpose I/O pins GPIO0 IF, GPIO5 AC0 and GPIO6 AC1 are used to configure the device on power up. GPIO0. IF must be held at the desired level for at least 550ms after RST. B goes high. Then it can used for normal GPIO functions as described in Section [8.](#page-44-0) GPIO5_AC0 and GPIO6_AC1 are latched on the rising edge of SRST_B. Then they can be used for normal GPIO functions. If an external pullup or pulldown resistor is used on any of these pins it should be $1k\Omega$.

By default all outputs are disabled to allow programing of required frequencies before enabling the outputs.

6.9.5 VDD_DRI, VREG_OUT and VDDC

[Figure 18](#page-41-0) highlights the recommended circuitry for VDD_DRI and VREG_OUT.

Figure 18 - External Connection of VDD_DRI, VREG_OUT and VDDC

7. Configuration and Control

The SPI/I²C host interface allows field programmability of the device's configuration registers. As an example, the user might start the device at nominal synchronous Ethernet rate, and then switch to an OTN FEC rate after the link's FEC rate is negotiated.

7.1 Pre-Configured Default Values on Power-Up

Upon power up, device registers will have values as described in the [Register Map](#page-48-0) section. If the device should start up with settings different from default it can be pre-configured (pre-programmed) by Microsemi. The device can be pre-configured with up to three different custom configurations. Any of the three custom configurations can

be selected just after reset using the GPIO5_AC0 and GPIO6_AC1 pins as described in [Table 1.](#page-10-0) The values of these pins are ignored if the device is not pre-configured.

7.2 Register Configuration

This section refers to configuration registers that are set by the user to control operation of the device.

7.2.1 Input Reference Configuration

The following parameters can be configured for the reference input:

- Input reference frequency
- Default input reference selection
- Reference selection priority
- Automatic or manual reference switching
- Glitchless or hitless reference switching
- Reference switch based on single cycle monitor, coarse frequency monitor, precise frequency monitor, step frequency monitor and guard soak timer

7.2.2 DPLL Configuration

The following parameters can be configured for each DPLL:

- Input reference
- Loop bandwidth
- Phase slope limiter
- Pull-in range

7.2.3 Output Multiplexer Configuration

The following parameter can be configured:

Select which DPLL drives which Synthesizer

7.2.4 Synthesizer Configuration

The following parameters can be configured for each Synthesizer:

- Synthesizers can be configured to be locked to any DPLL or disabled
	- Synthesizer frequency:
		- o Synthesizer 0: 730MHz to 950MHz
		- o Synthesizer 1: 3.715GHz to 4.18GHz
		- o Synthesizer 2: 3.715GHz to 4.18GHz

7.2.5 Output Dividers and Output Phase Offset (skew) Configuration

The following parameters can be configured:

- Output divider enable/disable
- Divider value
- Output phase offset
- Output pulse width

7.2.6 Output Drivers Configuration

The following parameters can be configured:

- Output enable/disable
- Output start/stop, (stop high, stop low, stop high-impedance)
- Output driver type (LVDS, LVPECL, programmable differential, HCSL, CMOS, HSTL)

7.3 GPIO Configuration

The device GPIO are configured using the SPI/I²C. Each GPIO pin can be programmed independently to be:

General Input: In this mode system software can read the logic level of the corresponding pin (either high or low). For example the logic level of GPIO0 is reflected in the register gpio in status 2 0, bit 0.

General Output: In this mode system software can configure a GPIO pin to drive either high or low. For example GPIO0 would drive the value specified in register [gpio_out_2_0,](#page-63-1) bit 0.

Control Inputs: In this mode the user can control the device function via GPIOs. For example, the function controlled by GPIO0 is selected by configuring [gpio_select_0.](#page-63-0) Nearly any device function that is controllable through the device registers can be controlled via GPIO. A small subset of control functions is shown below:

- Select DPLL reference
- External Loss Of Signal (LOS) indications
- Enable/disable differential and single ended outputs
- Enable/disable TIE Clear
- Stop/start output clocks

Status Outputs: In this mode the device can connect a status value from any of the device status registers to the corresponding GPIO pin. For example GPIO0 will mirror a bit from the status register specified in register [gpio_select_0.](#page-63-0) A subset of status messages is listed below:

- DPLL loss of lock indicators
- DPLL holdover indicators
- Reference 0 to 9 fail indicators

Loss of Signal (LOS) input: This function can be used to indicate to the device that one of the input references has failed. When the active input is forced to indicate failure the DPLL may be programmed to automatically enter the holdover state or some alternate action. For example GPIO0 can be used to indicate a reference failure by programming [gpio_select_0.](#page-63-0)

The GPIO outputs are updated and the GPIO inputs are read by the device approximately every 10ms to 25ms.

7.4 Ready Status

System software can start to configure the device registers 1.1s after power-up or reset.

7.5 Time to Output Clocks Valid

When a device configures itself from internal flash memory at power-up or reset, there is a delay before output clock signals are present (visible).

For the GPOOUT signals from GP synthesizer, the output clocks are present typically within 0.5 seconds (high frequency clock) to 1 second (low frequency clock, such as 1PPS) depending on the clock frequency.

For the HPOUT signals from HPSynthX internally connected to DPLLX, the output clocks are present typically within 0.5 seconds (high frequency clock) to 1 second (low frequency clock, such as 1PPS) depending on the clock frequency.

For the HPOUT signals from HPSynthX internally connected to DPLLY (where X and Y are different values), the output clocks are present typically within 4.5 seconds (high frequency clock) to 5 seconds (low frequency clock, such as 1PPS) depending on the clock frequency.

These times are independent of the input reference qualification configuration (such as input PFM), that determines when the DPLL transitions out of FREERUN/HOLDOVER to lock onto a qualified input reference clock. These times are independent of the DPLL configuration (such as lock declaration criteria and bandwidth), that determines when the DPLL enters the PHASE_LOCK state. These programmable input and DPLL configuration options (such as configuring PFM for 10 seconds) may mean the output clock is present after power-up or reset, but is freerunning / traceable to the local oscillator, prior to the DPLL locking to an input.

Similar times can be expected when system software configures the device immediately after power-up or reset unless additional delay is caused by the system software.

8. Host Interface

A host processor controls and receives status from the Microsemi device using either a SPI or I²C interface.

Serial Interface Configuration Figure 1.

The selection between I²C and SPI interfaces is performed at start-up using the GPIO0 pin. The GPIO0 pin must be held at the required level for 550ms after the de-assertion of the RST_B pin, after which time it can be released and used as a regular GPIO.

GPIO[0]	Serial Interface
	QD
	12C.

Table 2 - Serial Interface Selection

Both interfaces use a seven-bit address field. The device register space is divided into multiple pages of 127 registers each. Page 0 has addresses 0x000 to 0x07E, Page 1 has addresses 0x080 to 0x0FE and so on. The host selects between the pages by writing to the Page Select register (address 0x7F on each page). For example, writing a 0x03 to the page select register makes registers 0x180 to 0x1FE available through the host interface.

The device registers are divided into direct-access and indirect-access (mailbox) registers. The direct-access registers (Pages 0 to 10 and 14) are accessed simply by reading or writing specific memory locations. For example to set DPLL0 to freerun mode system software should write to the [dpll_ctrl_0](#page-121-0) register. The mailbox access registers (Pages 11 and 12) have shared address space. For example Page 11 is shared among all input references. To initialize one of the input references the user needs to specify which input reference needs to be updated [\(ref_mb_mask](#page-172-0) register) to program all the other registers that need to be modified and finally issue the write command by setting the **wr** bit high in the ref mb sem (reference mailbox semaphore) register. The device then reads the mailbox and clears the wr bit in the ref mb sem register. The behavior of Page 12 for DPLLs is similar.

8.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the device's registers.

The serial peripheral interface supports half-duplex processor mode which means that during a write cycle to the device, output data from the **SO**_ASEL1 pin must be ignored. Similarly, the input data on the **SI**_SDA pin is ignored by the device during a read cycle.

The SPI interface supports two modes of access: Most Significant bit (MSb) first transmission and Least Significant bit (LSb) first transmission. The mode is automatically selected based on the state of **SCK**_SCL pin when the **CS_B**_ASEL0 pin is active. If the **SCK**_SCL pin is low during **CS_B**_ASEL0 activation, then MSb-first timing is selected. If the **SCK** SCL pin is high during CS **B** ASEL0 activation, then LSb-first timing is assumed.

The SPI port expects 1 bit to differentiate between read and write operation followed by 7-bit addressing and 8-bit data transmission. During SPI access, the **CS_B**_ASEL0 pin must be held low until the operation is complete.

 \mathcal{C}

Burst read/write mode is also supported by leaving the chip select signal **CS_B**_ASEL0 low after a read or a write. The register address is automatically incremented after each data byte is read or written.

Functional waveforms for the LSb-first and MSb-first modes, and burst mode are shown in [Figure 19,](#page-45-0) [Figure 20](#page-46-0) and [Figure 21.](#page-46-1) Timing characteristics are shown in [Table 20](#page-201-0) and [Figure 33.](#page-201-1)

8.1.1 Least Significant Bit (LSb) First Transmission Mode

Figure 19 - Serial Peripheral Interface Functional Waveform – LSB First Mode

8.1.2 Most Significant Bit (MSb) First Transmission Mode

Figure 20 - Serial Peripheral Interface Functional Waveform – MSB First Mode

8.1.3 SPI Burst Mode Operation

Figure 21 - Example of the Burst Mode Operation

8.1.4 Interfacing to a 2.5V SPI Bus

The supply voltage for the SPI interface pins is VDD, which is always 3.3V. But it *is* possible to interface the device to a 2.5V SPI bus. On the SO_ASEL1 pin (SPI data out) an external resistor divider can be used to reduce signal amplitude to 2.5V. For the SPI input pins SCK SCL, SI SDA, and CS B ASEL0, the min V_{IH} spec is shown in [Table 7.](#page-193-0) The SPI master must have a min V_{OH} spec greater than or equal to this min V_{IH} spec for reliable 2.5V communication on these three pins.

8.2 I²C Interface

The I²C controller supports version 2.1 (January 2000) of the Philips I²C bus specification. The port operates in slave mode with 7-bit addressing, and can operate in Standard (100kbits/s) and Fast (400kbits/s) modes. Burst mode is supported in both standard and fast modes.

Data is transferred MSb first and occurs in 1 byte blocks. As shown in [Figure](#page-47-0) 22, a write command consists of a 7 bit device (slave) address, a R/W indicator bit, a 7-bit register address (0x00 - 0x7F), and 8-bits of data.

Figure 22 - I²C Data Write Protocol

A read is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in following figure.

Figure 23 - I²C Data Read Protocol

The 7-bit device (slave) address contains a 5-bit fixed address plus variable bits which are set with the **asel0,** and **asel1** pins. This allows multiple devices to share the same I²C bus. The address configuration is shown in following figure.

The device also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in [Figure 25](#page-48-1) (write) and [Figure 23](#page-47-1) (read). The first data byte is written/read to/from the specified address, and subsequent data bytes are written/read using an automatically incremented address. The maximum auto increment address of a burst operation is 0x7F and operations beyond this limit will be ignored. In other words, the auto increment address does not wrap around to 0x00 after reaching 0x7F.

Figure 25 - I²C Data Write Burst Mode

9. Register Map

The device is controlled by accessing registers through the serial interface (SPI or I²C). The device can be configured to operate in unmanaged (automatic) mode which minimizes its interaction with system software, or it can operate in a managed (manual) mode where the system software controls operation of the device.

The register map is big-endian format.

A simple way to generate configuration for the device is to use the evaluation software (GUI) which can operate standalone (without an evaluation board). Through the GUI the user can quickly set all required parameters and save the configuration to a text file which can then be used by the system processor to load and configure the device.

9.1 Multi-byte Register Values

The device register map is based on 8-bit register access, so register values that require more than 8 bits are spread out over multiple registers and accessed in 8-bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order. The 8-bit register containing the most significant byte (MSB) must be accessed first, and the register containing the least significant byte (LSB) must be accessed last. An example of a multi-byte register is shown in [Figure 26.](#page-49-0) When writing a multi-byte value, the value is latched when the LSB is written.

In this example the central freq offset register is written with the default value of 0x046AAAAB, a 32-bit value spread over four 8-bit registers. The MSB is contained in address 0x000B and the LSB in 0x000E. When reading or writing this multi-byte value, the MSB must be accessed first, then the middle bytes, and the LSB last.

Figure 26 - Accessing Multi-byte Register Value

9.1.1 Time Between Two Write Accesses to the Same Register

The user should not write to the same register faster than 25ms. Some registers that control state machine or system clock operation require larger delays after writing in order for the state and configurations to be updated. One example is the register [central_freq_offset](#page-60-0) requires much longer time, but this register should not be changed dynamically. Other examples include those related to precise input-output alignment.

The dpll df offset x registers can be written with a minimum wait time of 600 microseconds between write accesses to the same register to support NCO operation.

For the page selection register (at addresses 0x07F, 0x0FF, 0x17F, …,0x6FF), there is no waiting time required between write accesses.

9.1.2 Time After Change to State Machine or System-Clock Related Configuration

The user should wait for appropriate time after configuration of state machine or system clock related configuration prior to updating other registers. One example is the register [central_freq_offset.](#page-60-0) Other examples include those related to precise input-output alignment.

9.2 Sticky Read

Some status registers are defined as Sticky Read (StickyR, Type=S in the tables below). The procedure for accessing these registers is:

- write 0x01 to [sticky_lock](#page-98-0) register at address 0x180
- clear status registers by writing 0x00 to them
- write 0x00 to [sticky_lock](#page-98-0) at address 0x180
- wait for 25ms
- read the status register(s)

9.3 Register Map List Summary

The following tables provides a summary of the registers available for status and configuration of the device.

Register Map Page 0, General

Register Map Page 1, GPIOs

Register Map Page 2, Status

Register Map Page 3, Sticky

Register Map Page 4, Ctrl

Register Map Page 5, Ref Freq

Register Map Page 6, DPLL

Register Map Page 8, GP Synth

Register Map Page 9, HP Synth

Register Map Page 10, HPOUT

Register Map Page 11, Ref Mailbox

Register Map Page 12, DPLL Mailbox

Register Map Page 14, Misc

9.3.1 Register List Page 0, General

T.

9.3.2 Register List Page 1, GPIOs

control.

. . ..

Microsemi

Microsemi a.

0 **b** stopd See description for register at Address 0x0E7, bit 0

(hp_out_th_mask_0::lsclk).

(hp_out_th_mask_0::stopd).

9.3.3 Register List Page 2, Status

or LOS mode.

Microsemi

Z.

9.3.4 Register List Page 3, Sticky

75

 \sim

ĸ

(ref_mon_tl_sticky_0P::los).

State State

a sa b

Microsemi a

(hp_out_th_sticky_0::stopd).

(hp_out_tl_sticky_0::stopd).

9.3.5 Register List Page 4, Ctrl

Microsemi

9.3.6 Register List Page 5, Ref Freq

Microsemi $\tilde{\mathbf{x}}$

9.3.7 Register List Page 6, DPLL

Microsemi

(dpll_df_temp_0).

9.3.8 Register List Page 8, GP

7:0 The total amount of time that the fine phase shift operation

needs. The unit is 286.72us.

9.3.9 Register List Page 9, HP

(hp_fdiv_den_1).

9.3.10 Register List Page 10, HP out

Microsemi a.

 \mathbf{r}

Contract

 $\overline{}$

9.3.11 Register List Page 11, Ref MB

ZL30256 Data Sheet

successful. The register content will be 0x00 if the access had

9.3.12 Register List Page 12, DPLL MB

Microsemi a.

Microsemi a

CONTRACTOR

9.3.13 Register List Page 14, Misc

10. Electrical Characteristics

Absolute Maximum Ratings

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

* Voltages are with respect to ground (VSS) unless otherwise stated.

Note 1: The typical values listed in the tables of Section [10](#page-191-0) are not production tested.

Note 2: Specifications to -40°C and 85°C are guaranteed by design or characterization and not production tested.

Table 3 - Recommended DC Operating Conditions

Table 4 - Electrical Characteristics: Supply Currents

Microsemi

Note 1: Typical values measured at nominal supply voltages and 25°C ambient temperature.

Note 2: Max I_{DD} measurements made with all blocks enabled, 156.25MHz signals on all REF inputs, doubler off , Synth0 frequency of 781.25MHz, GPOUT outputs 156.25MHz, Synth1 and Synth2 VCO frequency of 3750MHz, Synth1 and Synth2 integer dividers dividing by 6, all MSDIV dividing by 2, all LSDIV dividing by 2, all HPOUT outputs enabled as LVPECL outputs driving 156.25MHz signals, and all VDDO at $3.3V$. Typical I_{DD} measurements made with same setup as max I_{DD} but only four REF inputs enabled, Synth0 and GPOUT0-1 disabled, Synth1 and Synth2 fractional dividers disabled and only six outputs enabled with LVDS signal format. Measurements include current into VDDOx pins.

- Note 3: VDDOx=3.3V, 1x drive strength, f_o=250MHz, 2pF load
- **Note 4:** VDDOx=1.8V, 2x drive strength, f₀=100MHz, 100Ω differential termination.
- **Note 5:** 50Ω to ground each on HPOUTxP and HPOUTxN.

Table 5 - Electrical Characteristics: OSCI Clock Input

Note 1: 1.0V threshold. Note that CMOS input signals from 1.8V to 3.3V can be applied directly to the OSCI pin without AC-coupling. Only the rising edge of the signal is used by the device.

Table 6 - Electrical Characteristics: Reference Inputs, REFx

Microsemi

ZL30256 Data Sheet

Note 1: Leakage current flowing out of the device pin referenced as positive

Note 2: $V_1 = V_{DD}$ or 0V

Figure 27 - Electrical Characteristics: Reference Inputs

Table 7 - Electrical Characteristics: Other Inputs and I/O (Bidirectional)

Note 1: Leakage current flowing out of the device pin referenced as positive

Note 2: $V_1 = V_{DD}$ or 0V

Figure 28 - Electrical Characteristics: Differential Clock Outputs

 $\overline{}$

Table 8 - Electrical Characteristics: HPOUT LVDS Clock Outputs

VDDOx = 2.5V±5% or 3.3V±5% for LVDS operation.

Note 1: Output must have 100Ω - 200Ω DC path between HPOUTxP and HPOUTxN for proper operation. Se[e Figure 16](#page-36-0) for recommended external components.

Table 9 - Electrical Characteristics: HPOUT LVPECL Clock Outputs VDDOx = $2.5V+5%$ or 3.3V $+5%$ for LVPECL operation.

Note 1: Output must have 100Ω - 200Ω DC path between HPOUTxP and HPOUTxN for proper operation. Se[e Figure 16](#page-36-0) for recommended external components.

Table 10 - Electrical Characteristics: HPOUT HCSL Clock Outputs

 $VDDOX = 2.5V±5%$ or $3.3V±5%$ for HCSL operation.

Note 1: Each of HPOUTxP and HPOUTxN with 50Ω termination resistor to ground.

Table 11 - Electrical Characteristics: HPOUT CMOS and HSTL (Class I) Clock Outputs

Note 1: Minimum output frequency is a function of VCO frequency and output divider values and is guaranteed by design.

Note 2: For HSTL Class I, V_{OH} and V_{OL} apply for both unterminated loads and for symmetrically terminated loads, i.e. 50 Ω to VDDOx/2.

Note 3: For VDDOx=3.3V and 1x drive strength, I_O=4mA. For VDDOx=1.5V and 4x drive strength, I_O=8mA.

Note 4: Output clock frequency ≤ 160MHz or VDDOx ≥ 1.8V.

Note 5: Output clock frequency > 160MHz and VDDOx < 1.8V.

Note 6: Measured differentially.

Table 12 - Electrical Characteristics: GPOUT Outputs

Note 1: All items in this table measured with 22Ω source series resistor and 10pF load.

Table 13 - Electrical Characteristics: Other Outputs and I/O (Bidirectional)

Table 14 - Electrical Characteristics: Input Timing

Figure 29 - Input Timing

Table 15 - Electrical Characteristics: REF-SYNC Pair Input Timing

Figure 30 - REF-SYNC Pair Input Timing

Table 16 - Electrical Characteristics: Input-to-Output and Output-to-Output Timing

Note 1: All specs in this table tested with Synth0 following DPLL0, Synth1 following DPLL1 and and Synth2 following DPLL2, 25MHz I/O frequencies, 3.3V CMOS input reference signals, and CMOS outputs set to 2x drive strength.

Note 2: Only applies for outputs that have the same load/termination.

- **Note 3:** Only applies for outputs that have the same signal format, VDDO voltage. drive strength and loading/termination and that are already enabled when the Synth is enabled. Also, this spec doesn't apply to HPOUTxN when an output pair is 2xCMOS with different frequencies on HPOUTxP and HPOUTxN; in this configuration HPOUTxN lags HPOUTxP by up to 1ns.
- **Note 4:** Initial delay and skew numbers indicate the timing relationships among the signals just after the device has been configured. Measurement is done at the same temperature and voltage used for configuration. Measured at -40 $^{\circ}$ C, 25 $^{\circ}$ C and 85 $^{\circ}$ C and min, nominal and max VDD (all supplies varied at the same time).
- **Note 5:** Delay variation numbers indicate how the timing relationships among the signals change as the already-configured device is exposed to all combinations of min, nominal, and max VDD (all supplies varied at the same time) and -40° C, 25°C and 85°C temperature without resetting or reconfiguring the device.
- **Note 6:** External feedback not enabled for DPLL0 driving Synth0.
- Note 7: DPLL0 has external feedback enabled with GPOUT1 wired to REF0P as the external feedback path. GPOUT1 4x drive strength.
- Note 8: Tested with HPOUT programmable differential format with 1.23V V_{CM} and 800mV V_{OD}.
- **Note 9:** Tested with HPOUT 2xCMOS with 2x drive strength and VDDOx=3.3V.

Table 17 - Electrical Characteristics: GPOUT Output Timing

Note 1: Tested at 125MHz and 180MHz.

Table 18 - Electrical Characteristics: GPIO[8:5] Clock Output Timing

Note 1: To output a clock on a GPIO pin, an HPOUTx output must be configured with NEGLSD=1 and SRLSEN=1 and the GPIO must be configured as a status output following that output's LSCLK bit. Output jitter is not guaranteed for clock signals on GPIO pins but is typically 1 to 5ps rms 12kHz to 20MHz.

Note 2: 20%-80%, 15pF load.

Table 19 - Electrical Characteristics: SPI Slave Interface Timing

* Values are over Recommended Operating Conditions

Figure 31 - SPI Slave Interface Timing, LSB First Mode

Figure 32 - SPI Slave Interface Timing, MSB First Mode

Note 1: The timing parameters in this table are specifically for 400kbps Fast Mode. Fast Mode devices are downward-compatible with 100kbps Standard Mode I²C bus timing. All parameters in this table are guaranteed by design or characterization. All values referred to V_{IHmin} and V_{ILmax} levels (se[e Table 7\)](#page-193-1).

Note 2: The device internally provides a hold time of at least 300ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL. Other devices must provide this hold time as well per the I²C specification.

Note 4: Determined by choice of pull-up resistor.

Figure 33 - I²C Slave Interface Timing

Note 3: The I²C specification indicates that the maximum t_{HD:DAT} spec only has to be met if the device does not stretch the low period (t_{LOW}) of the SCL signal. The device does not stretch the low period of the SCL signal.

11. Performance Characteristics

Table 21 - DPLL Performance Characteristics

Table 22 - Output Clock Jitter Generation – HPOUT Differential, Synth Integer Divider

Note 1: Jitter calculated from integrated phase noise from 12kHz to 20MHz.

Note 2: With Vectron VCC1-1537-114M285 XO connected to OSCI pin, 3750MHz VCO frequency, DPLL locked to 19.44MHz REF.

Note 2a: With Vectron VCC1-1545-49M152 XO connected to OSCI pin, XO doubler enabled, 3750MHz VCO frequency, DPLL locked to 19.44MHz REF.

Note 3: With IntDiv=6 and MSDIV=4.

Note 4: HP-Synth configured to have its fractional output divider used as its feedback divider and HP-Synth input doubler enabled. See sectio[n 6.5.6 f](#page-33-0)or details and limitations of this configuration.

Table 23 - Typical Output Clock Jitter Generation – HPOUT Differential

Note 1: HP-Synth locked to Vectron VCC1-1537-114M285, HP-Synth configured to have its fractional output divider used as its feedback divider and HP-Synth input doubler enabled. See sectio[n 6.5.6](#page-33-0) for details and limitations of this configuration. Numbers shown are HP-Synth1. HP-Synth2 is approximately 10fs higher.

Note 2: HP-Synth locked to Vectron VCC1-1537-114M285.

- **Note 3:** HP-Synth locked to Vectron VCC1-1545-49M152, 114M285, internal doubler enabled. HP-Synth configured to have its fractional output divider used as its feedback divide. See sectio[n 6.5.6 f](#page-33-0)or details and limitations of this configuration. Numbers shown are HP-Synth1. HP-Synth2 is approximately 10fs higher.
- Note 4: HP-Synth locked to Vectron VCC1-9003-48M000, internal doubler enabled.
- Note 5: All signals are differential unless otherwise stated. Jitter is integrated 12kHz to 5MHz for 25MHz output frequency and 12kHz to 20MHz for all other output frequencies.

Table 24 - Output Clock Jitter Generation – HPOUT Differential, Synth Fractional Divider

Note 1: With Vectron VCC1-1537-114M285 XO connected to OSCI pin, DPLL locked to 19.44MHz REF, 3750MHz VCO frequency, FracDiv=6.0 and MSDIV=2.

Note 3: Measured using Tektronix MSO71604C, Mixed Signal Oscilloscope with DPOJET software. Measured with 3750MHz VCO frequency, 200MHz out of the fractional divider, and 100MHz out of the medium-speed divider. N=10000.

Table 25 - Output Clock Jitter Generation – GPOUT CMOS

Note 1: GPOUT output drive levels are set to 4x, DPLL locked to 19.44MHz REF, Vectron VCC1-1537-114M285 XO connected to OSCI and MCLKIN_P pins.

Note 2: GPOUT output drive levels are set to 4x, DPLL locked to 19.44MHz REF, Vectron VCC1-1545-49M152 connected to OSCI and MCLKIN_P pins.

Note 2: With Vectron VCC1-1537-114M285 XO connected to OSCI pin, DPLL locked to 19.44MHz REF, 3993.6MHz VCO frequency and MSDIV=2.

12. Package and Thermal Information

Table 26 - 11x11mm LGA Package Thermal Properties

Note 1: Theta-JA (θ_{JA}) is the thermal resistance from junction to ambient when the package is mounted on an 8-layer JEDEC standard test board and dissipating maximum power.

Note 2: Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package.

13. Package Outline Drawing

14. Acronyms and Abbreviations

15. Data Sheet Revision History

Microsemi Corporate Headquarters One Enterprise Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 **Outside the USA**: +1 (949) 380-6100 **Sales**: +1 (949) 380-6136 **Fax**: +1 (949) 215-4996

E-mail[: sales.support@microsemi.com](mailto:sales.support@microsemi.com)

©2020 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of
Microsemi Corporation All other Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any endproducts. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.