3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

IDT71V416S IDT71V416L

Features

- 256K x 16 advanced high-speed CMOS Static RAM
- ◆ JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times
 - Commercial and Industrial: 10/12/15ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mmpackage.

Functional Block Diagram



NOVEMBER 2002

©2002 Integrated Device Technology, Inc. DSC-3624/06

Pin Configurations - SOJ/TSOP

A0	1 O 2 3 4 5 6		44 A17 43 A16 42 A15 41 OE 40 BHE 39 BLE 38 I/O 15
VSS	12 13 14 15 16 17 18 19 20 21 22	SO44-2	34 Vss 33 VDD 32 I/O 11 31 I/O 10 30 I/O 9 29 I/O 8 28 NC* 27 A14 26 A13 25 A12 24 A11 23 A10

3624 drw 02

Top View

Pin Descriptions

LIII DE20	r III Descriptions					
A0 - A17	Address Inputs	Input				
CS	Chip Select	Input				
WE	Write Enable	Input				
ŌĒ	Output Enable	Input				
BHE	High Byte Enable	Input				
BLE	Low Byte Enable	Input				
I/O ₀ - I/O ₁₅	Data Input/Output	1/0				
V _{DD}	3.3V Power	Pwr				
Vss	Ground	Gnd				

3624 tbl 01

Pin Configurations - 48 BGA

	1	2	3	4	5	6
Α	BLE	ŌĒ	Ao	A 1	A 2	NC
В	1/00	BHE	Аз	A4	C S	I/O8
С	I/O ₁	1/02	A 5	A 6	I/O ₁₀	I/O9
D	Vss	I/O3	A 17	A 7	I/O ₁₁	VDD
Е	VDD	1/04	NC	A16	I/O ₁₂	Vss
F	1/06	I/O ₅	A 14	A 15	I/O13	I/O14
G	1/07	NC	A 12	A13	WE	I/O ₁₅
Н	NC	A8	A 9	A 10	A11	NC

3624 tbl 11

SOJ Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cı/o	I/O Capacitance	Vout = 3dV	8	pF

3624 tbl 02

48 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

3624 tbl 02b

^{*}Pin 28 can either be a NC or connected to Vss

^{1.} This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
V _{DD}	Supply Voltage Relative to Vss	-0.5 to +4.6	٧
VIN, VOUT	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1	W
Іоит	DC Output Current	50	mA

3624 tbl 04

NOTE

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD
Commercial	ommercial 0°C to +70°C		See Below
Industrial	ndustrial -40°C to +85°C		See Below

3624 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
ViH	Input High Voltage	2.0	_	VDD+0.3 ⁽¹⁾	٧
VIL	Input Low Voltage	-0.3 ⁽²⁾		0.8	٧

NOTES:

- 3624 tbi 06
- 1. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.
- 2. VIL (min.) = -2V for pulse width less than 5ns, once per cycle.

Truth Table(1)

<u>cs</u>	ŌĒ	WE	BLE	BHE	VO ₀ -VO ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

3624 tbl 03

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage Current	Vcc = Max., Vin = Vss to Vdd		5	μA
lltol	Output Leakage Current	VDD = Max., $\overline{\text{CS}}$ = VIH, VOUT = Vss to VDD		5	μA
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.	-	0.4	٧
Vон	Output High Voltage	Iон = -4mA, V _{DD} = Min.	2.4		V

3624 tbl 07

3624 tbl 08

DC Electrical Characteristics(1, 2, 3)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

		71V416S/L10		71V416S/L12		71V416S/L15			
Symbol	Parameter		Com'l.	Ind. ⁽⁵⁾	Com'l.	Ind.	Com'l.	Ind.	Unit
Icc	Dynamic Operating Current	S	200	200	180	180	170	170	mA
	$\overline{CS} \leq VLC$, Outputs Open, $VDD = Max.$, $f = fMAX^{(4)}$	L	180	_	170	170	160	160	
Isb	Dynamic Standby Power Supply Current	S	70	70	60	60	50	50	mA
	$\overline{CS} \ge V_{HC}$, Outputs Open, $V_{DD} = Max.$, $f = f_{MAX}^{(4)}$	L	50	_	45	45	40	40	
ISB1	Full Standby Power Supply Current (static) $\overline{CS} \ge V_{HC}$, Outputs Open, $V_{DD} = Max.$, $f = 0^{(4)}$	S	20	20	20	20	20	20	mA
	$\overline{\text{CS}} \geq \text{VHc}$, Outputs Open, $\text{V}_{\text{DD}} = \text{Max.}$, $\text{f} = 0^{(4)}$		10	_	10	10	10	10	

NOTES:

1. All values are maximum guaranteed value 7.71V416S/71V416L

- 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).
- 3. Power specifications are preliminary.
- 4. fMAX = 1/tRC (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.
- 5. Standard power 10ns (S10) speed grade only.

AC Test Loads




Figure 1. AC Test Load





Figure 3. Output Capacitive Derating



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

3624 tbl 09

3624 drw 06

AC Electrical Characteristics


(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

Symbol	Parameter	71V416	71V416S/L10 ⁽²⁾		71V416S/L12		71V416S/L15	
		Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	<u> </u>	_						
trc	Read Cycle Time	10	_	12	_	15	_	ns
taa	Address Access Time	_	10	_	12	_	15	ns
tacs	Chip Select Access Time	_	10	_	12	_	15	ns
ta_z(1)	Chip Select Low to Output in Low-Z	4	_	4	_	4	_	ns
tcHz ⁽¹⁾	Chip Select High to Output in High-Z	_	5	_	6	_	7	ns
toe	Output Enable Low to Output Valid	_	5	_	6	_	7	ns
toLz ⁽¹⁾	Output Enable Low to Output in Low-Z	0	_	0	_	0	_	ns
tonz ⁽¹⁾	Output Enable High to Output in High-Z	_	5	_	6	_	7	ns
toн	Output Hold from Address Change	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	5	_	6	_	7	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	_	0	_	0	_	ns
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	_	5	_	6	_	7	ns
WRITE CYCL	E	•		•			•	
twc	Write Cycle Time	10	_	12	_	15	_	ns
taw	Address Valid to End of Write	8	_	8	_	10	_	ns
tcw	Chip Select Low to End of Write	8	_	8	_	10	_	ns
tвw	Byte Enable Low to End of Write	8	_	8	_	10	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twr	Address Hold from End of Write	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	8	_	10	_	ns
tow	Data Valid to End of Write	5	_	6	_	7	_	ns
tон	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3	_	3	_	ns
twHz ⁽¹⁾	Write Enable Low to Output in High-Z		6	_	7	_	7	ns

NOTE: 3624 tbl 10

- 1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 2. Low power 10ns (L10) speed 0°C to +70°C temperature range only.


Timing Waveform of Read Cycle No. 1(1,2,3)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. $\overline{\text{OE}}$, $\overline{\text{BHE}}$, and $\overline{\text{BLE}}$ are LOW.


Timing Waveform of Read Cycle No. 2(1)



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$, $\overline{\text{BHE}}$, or $\overline{\text{BLE}}$ transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,3)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,3)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. During this period, I/O pins are in the output state, and input signals must not be applied.
- 3. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.

Ordering Information



^{*} Commercial only for low power 10ns (L10) speed grade and Industrial only for standard power 10ns (S10) speed grade.

3624 drw 11a

Datasheet Document History

08/5/99		Updated to new format
	Pg 6	Revised footnote for tow on Write Cycle No. 1 diagram
08/31/99	Pg. 1–9	Added Industrial temperature range offering
	Pg. 9	Added Datasheet Document History
03/24/00	Pg. 6	Changed note to Write cycle No. 1 according to footnotes
08/10/00		Add 48 ball grid array package offering
	Pg. 1	Correct TTL to LVTTL
09/11/02	Pg. 2	Updated TBD information for the 48 BGA Capacitance table
11/26/02	Pa. 8	Added "Die Revision" to ordering information



2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726, x4033