National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

August 2000

National Semiconductor

DS90LV019 3.3V or 5V LVDS Driver/Receiver

General Description

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (D_{IN} and R_{OUT}). The logic interface provides maximum flexibility as 4 separate lines are provided (D_{IN}, DE, $\overline{\text{RE}}$, and R_{OUT}). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is ± 100 mV over a $\pm 1V$ commonmode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

Features

- LVDS Signaling
- 3.3V or 5.0V operation
- Low power CMOS design
- Balanced Output Impedance
- Glitch free power up/down (Driver disabled)
- High Signaling Rate Capacity (above 100 Mbps)
- Ultra Low Power Dissipation
- ±1V Common-Mode Range
- ±100 mV Receiver Sensitivity
- Product offered in SOIC and TSSOP packages
- Flow-Through Pin Out
- Industrial Temperature Range Operation

Connection Diagram



Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage V _{CC}	6.0V
Enable Input Voltage (DE, RE)	–0.3V to (V $_{\rm CC}$ +0.3V)
Driver Input Voltage (DIN)	–0.3V to (V _{CC} + 0.3V)
Receiver Output Voltage	
(R _{out})	–0.3V to (V _{CC} + 0.3V)
Driver Output Voltage (DO±)	-0.3V to +3.9V
Receiver Input Voltage (RI±)	–0.3V to (V _{CC} + 0.3V)
Driver Short Circuit Current	Continuous
ESD (Note 4)	
(HBM, 1.5 kΩ, 100 pF)	> 2.0 kV
(EIAJ, 0 Ω, 200 pF)	> 200 V
Maximum Package Power Dissipat	ion at 25°C
SOIC	960 mW

Derate SOIC Package	7.7mW/°C
TSSOP	790 mW
Derate TSSOP Package	6.3mW/°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	260°C

Recommended Operating Conditions

	Min	Мах	Units
Supply Voltage (V_{CC}) or	3.0	3.6	V
Supply Voltage (V _{CC})	4.5	5.5	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air			
Temperature T _A	-40	+85	°C

DC Electrical Characteristics

 T_{A} = -40°C to +85°C unless otherwise noted, V_{CC} = 3.3 \pm 0.3V. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
DIFFEREN	ITIAL DRIVER CHARACTERIST	ics	•				
V _{OD}	Output Differential Voltage	$R_L = 100\Omega \ (Figure \ 1)$	DO+,	250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change		DO-		6	60	mV
V _{os}	Offset Voltage			1	1.25	1.7	V
ΔV_{OS}	Offset Magnitude Change				5	60	mV
I _{OZD}	TRI-STATE [®] Leakage	$V_{OUT} = V_{CC}$ or GND, DE = 0V		-10	±1	+10	μA
I _{OXD}	Power-Off Leakage	V_{OUT} = 3.6V or GND, V_{CC} = 0V		-10	±1	+10	μA
IOSD	Output Short Circuit Current	$V_{OUT} = 0V, DE = V_{CC}$		-10	-6	-4	mA
DIFFEREN	ITIAL RECEIVER CHARACTER	STICS					
V _{OH}	Voltage Output High	VID = +100 mV $I_{OH} = -400 \ \mu A$	R _{OUT}	2.9	3.3		V
		Inputs Open		2.9	3.3		V
V _{OL}	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, \text{ VID} = -100 \text{ mV}$			0.1	0.4	V
I _{os}	Output Short Circuit Current	$V_{OUT} = 0V$		-75	-34	-20	mA
V _{TH}	Input Threshold High		RI+,			+100	mV
V _{TH}	Input Threshold Low		RI–	-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V$ or 0V, $V_{CC} = 3.6V$ or 0V		-10	±1	+10	μA
DEVICE C	HARACTERISTICS	1	I				
V _{IH}	Minimum Input High Voltage		D _{IN} ,	2.0		V _{cc}	V
V _{IL}	Maximum Input Low Voltage		DE, RE	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4 \text{V}$			±1	±10	μA
I	Input Low Current	$V_{IN} = GND \text{ or } 0.4V$			±1	±10	μA
V _{CL}	Input Diode Clamp Voltage	I _{CLAMP} = -18 mA		-1.5	-0.7		V
I _{CCD}	Power Supply Current	$DE = \overline{RE} = V_{CC}$	V _{cc}		9	12.5	mA
I _{CCR}		$DE = \overline{RE} = 0V$			4.5	7.0	mA
I _{ccz}		$DE = 0V, \overline{RE} = V_{CC}$			3.7	7.0	mA
I _{cc}		$DE = V_{CC}, \overline{RE} = 0V$			15	20	mA
C _{D output}	Capacitance		DO+, DO–		5		pF
C _{R input}	Capacitance		RI+, RI–		5		pF

DC Electrical Characteristics $T_{r} = 40^{\circ}C$ to $485^{\circ}C$ unless otherwise noted $V_{rec} = 5.0 \pm 0.5V$ (Notes 2, 3)							
$T_A = -40$	Parameter	$\frac{1}{10000000000000000000000000000000000$	Pin	Min	Typ	Max	Units
DIFFEREN	NTIAL DRIVER CHARACTERIST	ICS			. 76	max	onto
Vor	Output Differential Voltage	$R_{\perp} = 100\Omega (Figure 1)$	DO+,	250	360	450	mV
ΔV_{OD}	V _{OD} Magnitude Change		DO-		6	60	mV
V _{os}	Offset Voltage	1		1	1.25	1.8	V
ΔV_{OS}	Offset Magnitude Change	1			5	60	mV
l _{ozd}	TRI-STATE Leakage	$V_{OUT} = V_{CC}$ or GND, DE = 0V		-10	±1	+10	μA
I _{OXD}	Power-Off Leakage	$V_{OUT} = 5.5V$ or GND, $V_{CC} = 0V$		-10	±1	+10	μA
IOSD	Output Short Circuit Current	$V_{OUT} = 0V, DE = V_{CC}$		-10	-6	-4	mA
DIFFERE	NTIAL RECEIVER CHARACTER	ISTICS	•			•	
V _{OH}	Voltage High	VID = +100 mV $I_{OH} = -400 \ \mu A$	R _{OUT}	4.3	5.0		V
		Inputs Open		4.3	5.0		V
V _{OL}	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, \text{ VID} = -100 \text{ mV}$			0.1	0.4	V
los	Output Short Circuit Current	$V_{OUT} = 0V$		-150	-75	-40	mA
V_{TH}	Input Threshold High		RI+,			+100	mV
V_{TH}	Input Threshold Low		RI–	-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V$ or 0V, $V_{CC} = 5.5V$ or 0V		-15	±1	+15	μA
DEVICE C	HARACTERISTICS	·	•				·
VIH	Minimum Input High Voltage		D _{IN} ,	2.0		V _{cc}	V
V _{IL}	Maximum Input Low Voltage		DE ,RE	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC}$ or 2.4 V			±1	±10	μA
I _{IL}	Input Low Current	$V_{IN} = GND \text{ or } 0.4V$			±1	±10	μΑ
V _{CL}	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$		-1.5	-0.8		V
I _{CCD}	Power Supply Current	$DE = \overline{RE} = V_{CC}$	V _{cc}		12	19	mA
I _{CCR}		$DE = \overline{RE} = 0V$			5.8	8	mA
I _{CCZ}		$DE = 0V, \overline{RE} = V_{CC}$			4.5	8.5	mA
I _{CC}		$DE = V_{CC}, \overline{RE} = 0V$			18	48	mA
$C_{D output}$	Capacitance		DO+, DO–		5		pF
C _{R input}	Capacitance		RI+, RI–		5		pF

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. **Note 3:** All typicals are given for $V_{CC} = +3.3V$ or +5.0V and $T_A = +25^{\circ}C$, unless otherwise stated.

Note 4: ESD Rating:

HBM (1.5 k Ω , 100 pF) > 2.0 kV

EIAJ (0Ω, 200 pF) > 200V.

Note 5: C_L includes probe and fixture capacitance.

Note 6: Generator waveforms for all tests unless otherwise specified; f = 1 MHz, $Z_0 = 50\Omega$, $t_r = t_f \le 6.0$ ns (0%-100%).

AC Electrical Characteristics

 T_{A} = $-40^{\circ}C$ to +85°C, V_{CC} = 3.3V \pm 0.3V. (Note 6)

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
DRIVER TIMING REQUIREMENTS						
t _{PHLD}	Differential Propagation Delay High to Low	$R_L = 100\Omega$,	2.0	4.0	6.5	ns
t _{PLHD}	Differential Propagation Delay Low to High	$C_L = 10 \text{ pF}$	1.0	5.6	7.0	ns
t _{SKD}	Differential Skew t _{PHLD} - t _{PLHD}	(Figure 2 and Figure 3)		0.4	1.0	ns
t _{TLH}	Transition Time Low to High		0.2	0.7	3.0	ns
t _{THL}	Transition Time High to Low		0.2	0.8	3.0	ns

DS90LV019

AC Electrical Characteristics (Continued)

 $T_A = -40^{\circ}C$ to +85°C, $V_{CC} = 3.3V \pm 0.3V$. (Note 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Unite
					IWIQX	Onits
DRIVER						
t _{PHZ}	Disable Time High to Z	$R_{L} = 100\Omega,$	1.5	4.0	8.0	ns
t _{PLZ}	Disable Time Low to Z	$C_L = 10 \text{ pF}$	2.5	5.3	9.0	ns
t _{PZH}	Enable Time Z to High	(<i>Figure 4</i> and <i>Figure 5</i>)	4.0	6.0	8.0	ns
t _{PZL}	Enable Time Z to Low		3.5	6.0	8.0	ns
RECEIVER TIMING REQUIREMENTS						
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 10 pF,	3.0	5.8	7.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	VID = 200 mV	3.0	5.6	9.0	ns
t _{skD}	Differential Skew t _{PHLD} - t _{PLHD}	(<i>Figure 6</i> and <i>Figure 7</i>)		0.55	1.5	ns
t _r	Rise Time		0.15	2.0	3.0	ns
t _f	Fall Time		0.15	0.9	3.0	ns
t _{PHZ}	Disable Time High to Z	$R_L = 500\Omega$,	3.0	4.0	6.0	ns
t _{PLZ}	Disable Time Low to Z	$C_L = 10 \text{ pF}$	3.0	4.5	6.0	ns
t _{PZH}	Enable Time Z to High	(<i>Figure 8</i> and <i>Figure 9</i>)	3.0	6.0	8.0	ns
t _{PZL}	Enable Time Z to Low]	3.0	6.0	8.0	ns

AC Electrical Characteristics

 $T_A = -40^{\circ}C$ to +85°C, $V_{CC} = 5.0V$ \pm 0.5V. (Note 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER TIMING REQUIREMENTS						
t _{PHLD}	Differential Propagation Delay High to Low	$R_{L} = 100\Omega,$	2.0	3.3	6.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	$C_L = 10 \text{ pF}$	1.0	3.3	5.0	ns
t _{SKD}	Differential Skew t _{PHLD} – t _{PLHD}	(Figure 2 and Figure 3)		0.6	1.0	ns
t _{TLH}	Transition Time Low to High		0.15	0.9	3.0	ns
t _{THL}	Transition Time High to Low		0.15	1.2	3.0	ns
t _{PHZ}	Disable Time High to Z	$R_{L} = 100\Omega,$	1.5	3.5	7.0	ns
t _{PLZ}	Disable Time Low to Z	$C_L = 10 \text{ pF}$	3.0	5.2	9.0	ns
t _{PZH}	Enable Time Z to High	(Figure 4 and Figure 5)	2.0	4.5	7.0	ns
t _{PZL}	Enable Time Z to Low		2.0	4.5	7.0	ns
RECEIVE	R TIMING REQUIREMENTS					
t _{PHLD}	Differential Propagation Delay High to Low	$C_{L} = 10 \text{ pF},$	3.0	6.0	8.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	VID = 200 mV	3.0	5.6	8.0	ns
t _{skD}	Differential Skew t _{PHLD} - t _{PLHD}	(Figure 6 and Figure 7)		0.7	1.6	ns
t _r	Rise Time		0.15	0.8	3.0	ns
t _f	Fall Time		0.15	0.8	3.0	ns
t _{PHZ}	Disable Time High to Z	$R_{L} = 500\Omega,$	3.0	3.5	4.5	ns
t _{PLZ}	Disable Time Low to Z	$C_L = 10 \text{ pF}$	3.5	3.6	7.0	ns
t _{PZH}	Enable Time Z to High	(<i>Figure 8</i> and <i>Figure 9</i>)	3.0	5.0	7.0	ns
t _{PZL}	Enable Time Z to Low]	3.0	5.0	7.0	ns



DS100053-5









DS90LV019



The DS90LV019 has two control pins, which allows the device to operate as a driver, a receiver or both driver and a receiver at the same time. There are a few common practices which should be implied when designing PCB for LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (LVDS port side) connector as possible.
- Bypass each LVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multilayer ceramic (MLC) surface mount capacitors 0.1 µF,

and 0.01 μF in parallel should be used between each V_{CC} and ground. The capacitors should be as close as possible to the V_{CC} pin.

- Use controlled impedance traces which match the differential impedance of your transmission medium (i.e., Cable) and termination resistor.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- Isolate TTL signals from LVDS signals.

MEDIA (CABLE AND CONNECTOR) SELECTION:

 Use controlled impedance media. The cables and connectors should have a matched differential impedance of about 100Ω.

Applications Information (Continued)

- Balanced cables (e.g., twisted pair) are usually better • than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality.
- For cable distances < 0.5m, most cables can be made to ٠ work effectively. For distances $0.5m \le d \le 10m$, CAT 3 (category 3) twisted pair cable works well and is readily available and relatively inexpensive. For distances > 10m, and high data rates CAT 5 twisted pair is recommended.
- · There are three Fail-Safe scenarios, open input pins, shorted inputs pins and terminated input pins. The first case is guaranteed for DS90LV019. A HIGH state on R_{OUT} pin can be achieved by using two external resistors (one to $V_{\rm CC}$ and one to GND) per Figure 10 (Terminated Input Fail-Safe Circuit). R1 and R2 should be R_T to limit the loading to the LVDS driver . R_T is selected to match the impedance of the cable.

TABLE 1. Functional Table

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
FULL DUPLEX MODE	Н	L

TABLE 2. Transmitter Mode

	INPUTS	OUTPUTS		
DE	DI	DO+	DO-	
Н	L	L	Н	
Н	Н	Н	L	
Н	2 > & > 0.8	Х	Х	
L	Х	Z	Z	

X = High or Low logic state

Z = High impedance state

L = Low state

H = High state

TABLE 3. Receiver Mode

	INPUTS		
RE	(RI+) – (RI–)		
L	L (< -100 mV)	L	
L	H (> +100 mV)	Н	
L	100 mV > & > -100 mV	Х	
Н	X	Z	

X = High or Low logic state

Z = High impedance state

L = Low state

H = High state

TABLE 4 Device Pin Description Pi

TABLE 4. Device Fill Description					
n Name	Pin #	Input/Output	Description		
D _{IN}	2	I	TTL Driver Input		
DO±	11, 12	0	LVDS Driver Outputs		
RI±	9, 10	I	LVDS Receiver Inputs		
R _{OUT}	4	0	TTL Receiver Output		
RE	8	I	Receiver Enable TTL Input (Active Low)		
DE	1	I	Driver Enable TTL Input (Active High)		
GND	7	NA	Ground		
V _{CC}	14	NA	Power Supply (3.3V ± 0.3V or 5.0V ± 0.5V)		





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

<u>Products > Analog - Interface > LVDS Circuits > Line Drivers, Receivers and Transceivers > DS90LV019</u>

DS90LV019 Product Folder

3.3V or 5V LVDS Driver/Receiver

<u>General</u> <u>Description</u>	Features	Datasheet	<u>Package</u> <u>& Models</u>	<u>Samples</u> <u>& Pricing</u>
Parametric Table		Parametric Ta	ble	
Supply Voltage	3.3 V or 5 V	Number of Re	ceivers	1
Process	CMOS	Data Rate (Mt	ops)	100
Number of Drivers	1	Skew (ns)		-

Datasheet

Title	Size in Kbytes	Date	View Online	Download	Receive via Email
DS90LV019 3.3V or 5V LVDS Driver Receiver	166 Kbytes	15- Aug- 00	<u>View Online</u>	<u>Download</u>	<u>Receive via</u> <u>Em a il</u>
DS90LV019 3.3V or 5V LVDS Driver Receiver (JAPANESE)	478 Kbytes		View Online	Download	Receive via

If you have trouble printing or viewing PDF file(s), see <u>Printing Problems</u>.

Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Mo d e ls		Samples &	Budgetary Pricing		Std	<u>Package</u>
	Туре	Pins	MSL	Status	SPICE	IBIS	Orders	Qty	\$US each	Size	<u>Marking</u>
	<u>SOIC</u>	14	MSL	Full	N/ A	lv019tm ibs	24 Hour	1 1 1	\$1.7500	rail	[logo]¢U¢Z¢2¢T
D390LV0191M	NARROW	14		production	IN/ A	<u>Ivorytin.ios</u>	Buy Now		φ1.7500	55	TM
DS90LV019TMX	SOIC NARROW	14	MSL	Full production	N/A	N/A	Buy Now	1 K+	\$1.7500	reel of 2500	[logo]¢U¢Z¢2¢T DS90LV019 TM
DS90LV019TMTC	TSSOP	14	<u>MS L</u>	Full production	N/A	N/ A	Samples Buy Now	1 K+	\$1.7000	rail of 94	[logo]¢Z¢2¢T¢P LV019T MTC

DS90LV019TMTCX	<u>TSSOP</u>	14	<u>MSL</u>	Full production	N/A	N/A	Buy Now	1 K+	\$1.7000	ree1 of 2500	[logo]¢Z¢2¢T¢P LV019T MTC
DS90LV019 MDC	Ē	<u>Die</u>		Full production	N/A	N/A	Samples			tray of N/A	-
DS90LV019 MWC	<u>W</u> :	<u>a fe r</u>		Full production	N/A	N/ A				wafer jar of N/A	-

General Description

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (D_{IN} and R_{OUT}). The logic interface provides maximum flexibility as 4 separate lines are provided (D_{IN}, DE, RE#, and R_{OUT}). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is $\pm 100 \text{ mV}$ over a $\pm 1 \text{V}$ common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

Features

- LVDS Signaling
- 3.3V or 5.0V operation
- Low power CMOS design
- Balanced Output Impedance
- Glitch free power up/down (Driver disabled)
- High Signaling Rate Capacity (above 100 Mbps)
- Ultra Low Power Dissipation
- ±1V Common-Mode Range
- ±100 mV Receiver Sensitivity
- Product offered in SOIC and TSSOP packages
- Flow-Through Pin Out
- Industrial Temperature Range Operation

[Information as of 5-Aug-2002]

Search	<u>Design</u>	<u>Purchasing</u>	Quality	<u>Company</u>	<u>Home</u>
<u>About Languages</u> . <u>W</u>	Vebsite Guide . <u>About</u>	"Cookies" . National is <u>QS</u>	9000 Certified .	Privacy/Security Statement .	

<u>Contact Us</u> . <u>Site Terms & Conditions of Use</u> . Copyright 2002 © National Semiconductor Corporation . <u>My Preferences</u> . <u>Feedback</u>