# MCR8SDG, MCR8SMG, MCR8SNG

## Sensitive Gate Silicon Controlled Rectifiers Reverse Blocking Thyristors

Designed primarily for half-wave ac control applications, such as motor controls, heating controls, and power supplies; or wherever half-wave, silicon gate-controlled devices are needed.

#### Features

- Sensitive Gate Allows Triggering by Microcontrollers and other Logic Circuits
- Blocking Voltage to 800 V
- On-State Current Rating of 8 A RMS at 80°C
- High Surge Current Capability 80 A
- Rugged, Economical TO-220AB Package
- Glass Passivated Junctions for Reliability and Uniformity
- Minimum and Maximum Values of IGT, VGT and IH Specified for Ease of Design
- Immunity to dv/dt 5 V/µsec Minimum at 110°C
- These are Pb–Free Devices\*


#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T <sub>J</sub> = -40 to 110°C, Sine Wave, 50 to 60 Hz) MCR8SDG MCR8SMG MCR8SNG	V <sub>DRM,</sub> V <sub>RRM</sub>	400 600 800	V
On-State RMS Current (180° Conduction Angles; T <sub>C</sub> = 80°C)	I <sub>T(RMS)</sub>	8.0	A
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, T <sub>J</sub> = 110°C)	I <sub>TSM</sub>	80	A
Circuit Fusing Consideration (t = 8.33 ms)	l <sup>2</sup> t	26.5	A <sup>2</sup> sec
Forward Peak Gate Power (Pulse Width $\leq$ 10 µs, T <sub>C</sub> = 80°C)	P <sub>GM</sub>	5.0	W
Forward Average Gate Power (t = 8.3 ms, $T_C = 80^{\circ}C$ )	P <sub>G(AV)</sub>	0.5	W
Forward Peak Gate Current (Pulse Width $\leq$ 10 µs, T <sub>C</sub> = 80°C)	I <sub>GM</sub>	2.0	A
Operating Junction Temperature Range	TJ	-40 to 110	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

VDRM and VRRM for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



	PIN ASSIGNMENT
1	Cathode
2	Anode
3	Gate
4	Anode
-	

#### ORDERING INFORMATION

Device	Package	Shipping
MCR8SDG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SMG	TO-220AB (Pb-Free)	50 Units / Rail
MCR8SNG	TO-220AB (Pb-Free)	50 Units / Rail

## MCR8SDG, MCR8SMG, MCR8SNG

#### THERMAL CHARACTERISTICS

	Characteristic	Symbol	Value	Unit
Thermal Resistance,	Junction-to-Case Junction-to-Ambient	$R_{ extsf{ heta}JC} \\ R_{ heta}JA$	2.2 62.5	°C/W
Maximum Lead Temperat	ure for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS						
Peak Repetitive Forward or Reverse Blocking Current (Note 3) (V_D = Rated V_{DRM} and V_{RRM}; R_{GK} = 1 k $\Omega$ )	$T_J = 25^{\circ}C$ $T_J = 110^{\circ}C$	I <sub>DRM</sub> , I <sub>RRM</sub>			10 500	μΑ
N CHARACTERISTICS						
Peak Forward On-State Voltage (Note 2) (I <sub>TM</sub> = 16 A)		V <sub>TM</sub>	-	-	1.8	V
Gate Trigger Current (Continuous dc) (Note 4) $(V_D = 12 \text{ V}; \text{ R}_L = 100 \Omega)$		I <sub>GT</sub>	5.0	25	200	μA
Holding Current (Note 3) (V <sub>D</sub> = 12 V, Gate Open, Initiating Current = 200 mA)		Ι <sub>Η</sub>	-	0.5	6.0	mA
Latch Current (Note 4) $(V_D = 12 \text{ V}, \text{ I}_G = 200 \mu\text{A})$		١L	-	0.6	8.0	mA
Gate Trigger Voltage (Continuous dc) (Note 4) $(V_D = 12 \text{ V}; \text{ R}_L = 100 \Omega)$	$T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C$	V <sub>GT</sub>	0.3 -	0.65 -	1.0 1.5	V
Gate Non–Trigger Voltage ( $V_D = 12 V, R_L = 100 \Omega$ )	$T_J = 110^{\circ}C$	V <sub>GD</sub>	0.2	-	-	V

Critical Rate of Rise of Off–State Voltage ( $V_D = 67\% V_{DRM}$ , $R_{GK} = 1 K\Omega$ , $C_{GK} = 0.1 \mu$ F, $T_J = 110^{\circ}$ C)	dv/dt	5.0	15	-	V/µs
Critical Rate of Rise of On–State Current IPK = 50 A, Pw = 40 µsec, diG/dt = 1 A/µsec, Igt = 10 mA	di/dt	-	-	100	A/μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Indicates Pulse Test: Pulse Width  $\leq$  2.0 ms, Duty Cycle  $\leq$  2%.

3. R<sub>GK</sub> = 1000 Ohms included in measurement.

4. Does not include  $R_{GK}$  in measurement.

## MCR8SDG, MCR8SMG, MCR8SNG

+ Current

## Voltage Current Characteristic of SCR

Symbol       Parameter         VDRM       Peak Repetitive Off State Forward Voltage IDRM       Peak Repetitive Off State Reverse Voltage         IRRM       Peak Reverse Blocking Current       IRRM at VRRM         VTM       Peak Roverse Blocking Current       IRRM at VBRM         IH       Holding Current       Irrent         IH       Holding Current       Forward Blocking Region (off state)       Forward Blocking Region (off state)         In       Holding Current       Reverse Blocking Region (off state)       Forward Blocking Region (off state)         In       Holding Current       Irrent       Irrent       Irrent         In       Irrent       Irrent       Irrent       Irrent         In       Irrent       Irrent       Irrent       Irrent         In       Irrent       Irrent       Irrent       Irrent         Irrent       Irrent       Irrent       Irrent       Irrent         Irrent       Irrent       Irrent       Irrent       Irrent <th></th> <th></th> <th>T /</th>			T /
VDRM       Peak Repetitive Off State Forward Voltage         IDRM       Peak Forward Blocking Current         VRRM       Peak Repetitive Off State Reverse Voltage         IRRM       Peak Reverse Blocking Current         VTM       Peak On State Voltage         IH       Holding Current	Symbol	Parameter	✓ V <sub>TM</sub>
IDRM       Peak Forward Blocking Current         VRRM       Peak Repetitive Off State Reverse Voltage         IRRM       Peak Reverse Blocking Current         VTM       Peak On State Voltage         I <sub>H</sub> Holding Current         Reverse Blocking Region (off state)         Reverse Avalanche Region (off state)         Anode –	V <sub>DRM</sub>	Peak Repetitive Off State Forward Voltage	-
V <sub>RRM</sub> Peak Repetitive Off State Reverse Voltage         IRRM       Peak Reverse Blocking Current         V <sub>TM</sub> Peak On State Voltage         I <sub>H</sub> Holding Current         Reverse Blocking Region (off state)         Reverse Avalanche Region         Anode –	DRM	Peak Forward Blocking Current	
Peak Reverse Blocking Current         VTM       Peak On State Voltage         H       Holding Current         Reverse Blocking Region (off state)         Reverse Avalanche Region (off state)         Anode –		Peak Repetitive Off State Reverse Voltage	I <sub>RRM</sub> at V <sub>RRM</sub>
H Holding Current H Holding Current H Holding Current Reverse Blocking Region (off state) Reverse Avalanche Region Anode – ▼		Peak Reverse Blocking Current	
H Holding Current Reverse Blocking Region (off state) Reverse Avalanche Region Anode − H	/ <sub>TM</sub>	Peak On State Voltage	+ Volta
(off state) Reverse Avalanche Region Anode – Konte State)		Holding Current	
Reverse Avalanche Region (off state) Anode – $\checkmark$			
Anode –			Beverse Avalanche Begion (off state)
			_
	105       100       95       90       85       80       75       0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\left(\begin{array}{c} 15\\ 12\\ 9\\ 0\\ 0\\ 12\\ 0\\ 0\\ 0\\ 12\\ 0\\ 0\\ 0\\ 1\\ 2\\ 3\\ 0\\ 0\\ 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 1_{T(AV)}, AVERAGE ON-STATE CURRENT (AMPS) \end{array}\right)$
		$CAL @ T_{1} = 25^{\circ}C$	
TYPICAL @ TJ = 25°C     \$\vec{4}\$ 90	00 TYPI	$CAL @ T_J = 25^{\circ}C$	₹ 90
TYPICAL @ $T_J = 25^{\circ}C$ $\widehat{<}$ 90 $\widehat{<}$ 90	00 TYPI		₹ 90
TYPICAL @ $T_J = 25^{\circ}C$ $\widehat{<}$ 90	TYPI		₹ 90
TYPICAL @ $T_J = 25^{\circ}C$ $\widehat{<}$ 90 $\widehat{<}$ 90	TYPI	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
TYPICAL @ TJ = 25°C     \$\hlow\$     \$	TYPI	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
TYPICAL @ TJ = 25°C     \$\vec{4}\$ 90	TYPI	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
TYPICAL @ TJ = 25°C     \$\vec{4}\$ 90	10	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
TYPICAL @ TJ = 25°C     \$	10	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
TYPICAL @ TJ = 25°C     25°C       Image: Comparison of the second	10	MAXIMUM @ T <sub>J</sub> = 110°C	₹ 90
$\begin{array}{c c} \hline TYPICAL @ T_J = 25^{\circ}C \\ \hline \\ 10 \\ \hline \\ 1 \\ 1$	10	MAXIMUM @ T <sub>J</sub> = 110°C	ATE TRIGGER CURRENT 40 50 50 50 50 50 50 50 50 50 5
$10 \qquad \qquad$	10 10	$MAXIMUM @ T_J = 110^{\circ}C$	C - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -
10 $10 $ $10$	10 10 0.1 0.5	$MAXIMUM @ T_J = 110^{\circ}C$ $MAXIMUM @ T_J = 25^{\circ}C$ $1.0   1.5   2.0   2.5   3.0  $	Q       90         80       70         80       70         90       60         50       40         30       90         3.5       -40         -40       -25       -10       5       20       35       50       65       80       95

ypical Gate Trigger Cur Junction Temperature

### MCR8SDG, MCR8SMG, MCR8SNG




Figure 5. Typical Holding Current versus Junction Temperature

Figure 6. Typical Gate Trigger Voltage versus Junction Temperature





Figure 7. Typical Latching Current versus Junction Temperature

#### PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AH** 



	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.415	9.66	10.53	
С	0.160	0.190	4.07	4.83	
D	0.025	0.038	0.64	0.96	
F	0.142	0.161	3.61	4.09	
G	0.095	0.105	2.42	2.66	
Η	0.110	0.161	2.80	4.10	
ſ	0.014	0.024	0.36	0.61	
Κ	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
Ν	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
s	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
۷	0.045		1.15		
Ζ		0.080		2.04	

DIMENSIONING AND TOLERANCING PER ANSI

DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

1.

3.

STYLE 3: PIN 1. CATHODE 2. ANODE GATE 3. 4. ANODE

ON Semiconductor and the unarrest are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative