19-4574; Rev 0; 4/09

EVALUATION KIT AVAILABLE

Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

MAX4952

General Description

The MAX4952 quad-channel redriver is designed to redrive two full lanes of SAS or SATA signals up to 6.0GT/s (gigatransfers per second) and operates from a single +3.3V supply.

The MAX4952 features independent input equalization and output preemphasis. The MAX4952 enhances signal integrity at the receiver by equalizing the signal at the input and establishing preemphasis at the output of the device. SAS and SATA OOB (Out-of-Band) signaling is supported using high-speed amplitude detection on the inputs and squelch on the corresponding outputs. Inputs and outputs are all internally 50Ω terminated and must be AC-coupled to the SAS/SATA controller IC and SAS/SATA device.

The MAX4952 is available in a small 42-pin, 3.5mm x 9mm TQFN package with flowthrough traces for ease of layout. This device is specified over the 0°C to +70°C operating temperature range.

Applications

Servers

Data Storage/Work Stations

Docking Stations

Features

- **Single +3.3V Supply Operation**
- **SAS Gen I/II Up to 6.0GT/s**
- **Excellent Return Loss**
  8dB at 3.0GT/s
- **Supports SAS/SATA OOB (Out-of-Band) Signaling**
  Very Fast Entry and Exit Time
  5ns (typ)
- **Internal Input/Output 50Ω Termination Resistors**
- **Selectable Input Equalization**
  0, 3dB
- **Standard 1000mVP-P Selectable (typ) Output**
- **Selectable Preemphasis**
  0, 3dB
- **Inline Signal Traces for Flowthrough Layout**
- **Space-Saving Package: 3.5mm x 9mm TQFN**

Ordering Information

PART	PIN-PACKAGE	TEMP RANGE
MAX4952CTO+	42 TQFN-EP*	0°C to +70°C

+Denotes a lead(Pb)-free/RoHS-compliant package.
**EP = Exposed paddle.*

Pin Configuration



TQFN-EP

*CONNECT EXPOSED PAD (EP) TO GND.

Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)
V_{CC} .....-0.3V to +4.0V
All Other Pins.....-0.3V to (V_{CC} + 0.3V)
Continuous Current (PE_, EQ_, MODE_).....±15mA
Peak Current (for 10kHz, 1% duty cycle)
(IN__, OUT__) .....±100mA
Continuous Power Dissipation (T_A = +70°C)
42-Pin TQFN (derate 35.7mW/°C above +70°C) 2857mW
Junction-to-Case Thermal Resistance (θ_{JC}) (Note 1)
42-Pin TQFN.....2°C/W
Junction-to-Ambient Thermal Resistance (θ_{JA}) (Note 1)
42-Pin TQFN.....28°C/W
Operating Temperature Range.....0°C to +70°C
Storage Temperature Range .....-55°C to +150°C
Junction Temperature.....+150°C
Lead Temperature (soldering, 10s) .....+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations refer to **www.maxim-ic.com/thermal-tutorial.**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, C_{COUPLE} = 12nF, R_L = 50Ω, T_A = 0°C to +70°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Power-Supply Range	V_{CC}		3.0		3.6	V
Operating Supply Current	I_{CC}	EQ_ = PE_ = GND		280	350	mA
		EQ_ = PE_ = V_{CC}		350	440	
Standby Supply Current	I_{STBY}	EN_ = GND		32	40	mA
Input Termination	R_{RX-SE}	Single-ended to V_{CC}	42.5		57.5	Ω
Output Termination	R_{TX-SE}	Single-ended to V_{CC}	42.5		57.5	Ω
AC PERFORMANCE						
Differential Input Return Loss (Note 3)	S_{DD11}	0.1GHz ≤ f ≤ 0.3GHz	-10			dB
		0.3GHz ≤ f ≤ 3.0GHz	-7.9			
		3.0GHz ≤ f ≤ 6.0GHz	0			
Common-Mode Input Return Loss (Note 3)	S_{CC11}	0.1GHz ≤ f ≤ 0.3GHz	-6			dB
		0.3GHz ≤ f ≤ 3.0GHz	-5			
		3.0GHz ≤ f ≤ 6.0GHz	0			
Differential Output Return Loss (Note 3)	S_{DD22}	0.1GHz ≤ f ≤ 0.3GHz	-10			dB
		0.3GHz ≤ f ≤ 3.0GHz	-7.9			
		3.0GHz ≤ f ≤ 6.0GHz	0			
Common-Mode Output Return Loss (Note 3)	S_{CC22}	0.1GHz ≤ f ≤ 0.3GHz	-6			dB
		0.3GHz ≤ f ≤ 3.0GHz	-5			
		3.0GHz ≤ f ≤ 6.0GHz	0			
Differential Input Voltage	$V_{IN-DIFF}$	SAS 1.5, 3.0, or 6.0GT/s, MODE_ = GND	275		1600	mV_{P-P}
		SATA 1.5, 3.0, or 6.0GT/s, MODE_ = V_{CC}	225		1600	
Input Equalization	EQ	EQ_ = V_{CC} (Note 4)		3		dB
Differential Output Voltage	$V_{OUT-DIFF}$	f = 750MHz, PE_ = GND	800		1200	mV_{P-P}
Output Preemphasis	PE	PE_ = V_{CC}, Figure 1		3		dB

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, C_{COUPLE} = 12nF, R_L = 50Ω, T_A = 0°C to +70°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay	t_{PD}	PE_ = EQ_ = GND		300		ps
Output Transition Time	T_{TX-RF}	PE_ = GND, 20% to 80%	40			ps
Differential Output Skew Same Pair	T_{SK}			10		ps
Deterministic Jitter	T_{DJ}	K28.5 pattern, 6.0GT/s, PE_ = EQ_ = GND (Note 3)			20	ps_{P-P}
Random Jitter	T_{RJ}	D10.2 pattern, 6.0GT/s, PE_ = EQ_ = GND			1.8	ps_{RMS}
OOB Squelch Threshold	$V_{SQ-DIFF}$	MODE_ = GND, f = 0.75GHz	120		220	mV_{P-P}
		MODE_ = V_{CC}, f = 0.75GHz	50		150	
OOB Squelch Entry Time	$T_{OOB,SQ}$	f = 0.75GHz (Note 3)			5	ns
OOB Exit Time	$T_{OOB,EX}$	f = 0.75GHz (Note 3)			9	ns
OOB Differential Offset Delta	$\Delta V_{OOB,DIFF}$	Difference between OOB and active-mode output offset	-50		+50	mV
OOB Common-Mode Offset Delta	$\Delta V_{OOB,CM}$	Difference between OOB and active-mode output common-mode voltage	-30		+30	mV
OOB Output Disable	$V_{OOB,OUT}$	OOB disabled output level			30	mV_{P-P}
CONTROL LOGIC INPUTS						
Input Logic-High	V_{IH}		1.4			V
Input Logic-Low	V_{IL}				0.6	V
Input Logic Hysteresis	V_{HYST}			75		mV
Input Leakage Current	I_{IN}	V_{CC} = 3.3V, V_{IN} = 0.5V or 1.5V	-50		+50	µA

Note 2: All devices are 100% production tested at T_A = +70°C. All temperature limits are guaranteed by design.

Note 3: Guaranteed by design.

Note 4: EQ (input equalization) as employed in this device refers to the equivalent of adding preemphasis before the input. For example, input EQ of 3dB would show the same waveform as output PE of 3dB (see Figure 1).

Timing Diagram



Figure 1. Output Preemphasis

Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

Typical Operating Characteristics

(V_{CC} = +3.3V, T_A = +25°C, all eye diagrams measured using K28.5 pattern.)

V_{IN} = 275mV$_{P-P}$, 1.5Gbps, PE = 0, EQ = 0



V_{IN} = 275mV$_{P-P}$, 3Gbps, PE = 0, EQ = 0



V_{IN} = 275mV$_{P-P}$, 6Gbps, PE = 0, EQ = 0



V_{IN} = 275mV$_{P-P}$, 1.5Gbps, PE = 1, EQ = 0



V_{IN} = 275mV$_{P-P}$, 3Gbps, PE = 1, EQ = 0



V_{IN} = 275mV$_{P-P}$, 6Gbps, PE = 1, EQ = 0



V_{IN} = 1600mV$_{P-P}$, 1.5Gbps, PE = 0, EQ = 0



Typical Operating Characteristics (continued)

(V_{CC} = +3.3V, T_A = +25°C, all eye diagrams measured using K28.5 pattern.)

V_{IN} = 1600mV$_{P-P}$, 3Gbps, PE = 0, EQ = 0



V_{IN} = 1600mV$_{P-P}$, 6Gbps, PE = 0, EQ = 0



V_{IN} = 1600mV$_{P-P}$, 1.5Gbps, PE = 1, EQ = 0



V_{IN} = 1600mV$_{P-P}$, 3Gbps, PE = 1, EQ = 0



V_{IN} = 1600mV$_{P-P}$, 6Gbps, PE = 1, EQ = 0



V_{IN} = 500mV$_{P-P}$ WITH 20in. FR4 STRIPLINE, 3GT/s, PE = 0, EQ = 0



V_{IN} = 500mV$_{P-P}$ WITH 20in. FR4 STRIPLINE, 6GT/s, PE = 0, EQ = 0



Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

Typical Operating Characteristics (continued)

(V_{CC} = +3.3V, T_A = +25°C, all eye diagrams measured using K28.5 pattern.)

V_{IN} = 500mV_{P-P} WITH 20in. FR4 STRIPLINE, 3GT/s, PE = 0, EQ = 1



V_{IN} = 500mV_{P-P} WITH 20in. FR4 STRIPLINE, 6GT/s, PE = 0, EQ = 1



V_{IN} = 275mV_{P-P}, 3GT/s, PE = 0, EQ = 0, OUTPUT AFTER 20in. FR4 STRIPLINE



V_{IN} = 275mV_{P-P}, 6GT/s, PE = 0, EQ = 0, OUTPUT AFTER 20in. FR4 STRIPLINE



V_{IN} = 275mV_{P-P}, 3GT/s, PE = 1, EQ = 0, OUTPUT AFTER 20in. FR4 STRIPLINE



V_{IN} = 275mV_{P-P}, 6GT/s, PE = 1, EQ = 0, OUTPUT AFTER 20in. FR4 STRIPLINE



Pin Description

PIN	NAME	FUNCTION
1	MODEB	OOB Threshold Logic Input B. MODEB is internally pulled down.
2, 9, 16, 23, 30, 37	V_{CC}	Positive Supply Voltage Input. Bypass V_{CC} to GND with 2.2µF and 0.01µF capacitors in parallel as close to the device as possible, recommended on each V_{CC} pin.
3, 6, 12, 15, 24, 27, 33, 36	GND	Ground
4	IN1BP	Noninverting Input 1B
5	IN1BM	Inverting Input 1B
7	OUT0BP	Noninverting Output 0B
8	OUT0BM	Inverting Output 0B
10	IN0AP	Noninverting Input 0A
11	IN0AM	Inverting Input 0A
13	OUT1AP	Noninverting Output 1A
14	OUT1AM	Inverting Output 1A
17	ENA	Active-High Enable Input A. Drive ENA low to put A channels in standby mode. Drive ENA high to put A channels in normal operation. ENA is internally pulled down.
18	EQ0A	Channel 0A Input Equalizer Logic Input. EQ0A is internally pulled down.
19	PE0A	Channel 0A Output Preemphasis Logic Input. PE0A is internally pulled down.
20	EQ1A	Channel 1A Input Equalizer Logic Input. EQ1A is internally pulled down.
21	PE1A	Channel 1A Output Preemphasis Logic Input. PE1A is internally pulled down.
22	MODEA	OOB Threshold Logic Input A. MODEA is internally pulled down.
25	IN1AM	Inverting Input 1A
26	IN1AP	Noninverting Input 1A
28	OUT0AM	Inverting Output 0A
29	OUT0AP	Noninverting Output 0A
31	IN0BM	Inverting Input 0B
32	IN0BP	Noninverting Input 0B
34	OUT1BM	Inverting Output 1B
35	OUT1BP	Noninverting Output 1B
38	ENB	Active-High Enable Input B. Drive ENB low to put B channels in standby mode. Drive ENB high to put B channels in normal operation. ENB is internally pulled down.
39	EQ0B	Channel 0B Input Equalizer Logic Input. EQ0B is internally pulled down.
40	PE0B	Channel 0B Output Preemphasis Logic Input. PE0B is internally pulled down.
41	EQ1B	Channel 1B Input Equalizer Logic Input. EQ1B is internally pulled down.
42	PE1B	Channel 1B Output Preemphasis Logic Input. PE1B is internally pulled down.
—	EP	Exposed Paddle. Internally connected to GND. EP must be electrically connected to a ground plane for proper thermal and electrical operation. Do not use EP as the sole ground connection.

Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

Functional Diagram



Typical Application Circuit



Quad Equalized 1.5/3.0/6.0GT/s SAS/SATA Redriver

Detailed Description

The MAX4952 consists of four identical redrivers with input equalization and output preemphasis useful for SAS or SATA signals up to 6.0GT/s.

Input/Output Terminations

Inputs and outputs are internally 50Ω terminated to V_{CC} (see the *Functional Diagram*) and must be AC-coupled using 12nF (max) capacitors to the SAS/SATA controller IC and SAS/SATA device for proper operation.

Enable Inputs (ENA, ENB)

The MAX4952 features two active-high enable inputs (ENA, ENB). ENA and ENB have internal pulldown resistors of 70kΩ (typ). When ENA or ENB is driven low or left unconnected, the A or B channels enter low-power standby mode and the redrivers are disabled. Drive ENA or ENB high to place channel A or B in normal operation (see Table 1).

Out-of-Band Threshold Selector (MODEA, MODEB)

The MAX4952 provides full OOB signal support through high-speed amplitude detection circuitry. OOB differential input signals less than the internal OOB threshold ($V_{SQ-DIFF}$) are detected as OFF and not passed to the output. This prevents the system from responding to unwanted noise. OOB differential input signals higher than $V_{SQ-DIFF}$ are detected as ON and passed to the output, allowing OOB signals to transmit through the MAX4952. The logic level of the MODE inputs sets $V_{SQ-DIFF}$ for either SAS or SATA OOB signals (see Table 2). MODEA and MODEB have internal pulldown resistors of 70kΩ (typ).

Table 1. Enable Inputs (ENA, ENB)

ENA	ENB	CHANNEL 1A	CHANNEL 0A	CHANNEL 1B	CHANNEL 0B
0	0	STANDBY	STANDBY	STANDBY	STANDBY
0	1	STANDBY	STANDBY	ENABLED	ENABLED
1	0	ENABLED	ENABLED	STANDBY	STANDBY
1	1	ENABLED	ENABLED	ENABLED	ENABLED

Table 2. Out-of-Band Logic Threshold (MODEA, MODEB)

MODEA	MODEB	CHANNEL 1A	CHANNEL 0A	CHANNEL 1B	CHANNEL 0B
0	0	SAS	SAS	SAS	SAS
0	1	SAS	SAS	SATA	SATA
1	0	SATA	SATA	SAS	SAS
1	1	SATA	SATA	SATA	SATA

Input Equalization (EQ0A, EQ1A, EQ0B, EQ1B)

The MAX4952 features control logic inputs (EQ0A, EQ1A, EQ0B, EQ1B) to enable input equalization on each channel, providing 3dB of boost (see Note 4 in the *Electrical Characteristics* table). Drive EQ_ high to enable input equalization. Drive EQ_ low to disable input equalization (see Table 3). EQ0A, EQ1A, EQ0B, and EQ1B have internal pulldown resistors of 70kΩ (typ).

Table 3. Input Equalization (EQ0_, EQ1_)

EQ1_	EQ0_	CHANNEL 1_ (dB)	CHANNEL 0_ (dB)
0	0	0	0
0	1	0	3 (typ)
1	0	3 (typ)	0
1	1	3 (typ)	3 (typ)

Output Preemphasis (PE0A, PE1A, PE0B, PE1B)

The MAX4952 features control logic inputs (PE0A, PE1A, PE0B, PE1B) to enable output preemphasis on either channel, providing 3dB of boost. The MAX4952 true preemphasis; the transition signal is increased after a changing bit, thus increasing the total energy content of the signal when employed. Drive PE_ high to enable output preemphasis. Drive PE_ low to disable output preemphasis (see Table 4). PE0A, PE1A, PE0B, and PE1B have internal pulldown resistors of 70kΩ (typ).

Table 4. Output Preemphasis (PE0_, PE1_)

PE1_	PE0_	CHANNEL 1_ (dB)	CHANNEL 0_ (dB)
0	0	0	0
0	1	0	3 (typ)
1	0	3 (typ)	0
1	1	3 (typ)	3 (typ)

Applications Information

Exposed Pad Package

The exposed paddle, 42-pin TQFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed paddle on the MAX4952 must be soldered to GND for proper thermal and electrical performance. For more information on exposed paddle packages, refer to Maxim Application Note HFAN-08.1: *Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

Layout

Use controlled-impedance transmission lines to interface with high-speed inputs and outputs of the MAX4952. Place 2.2µF and 0.01µF power-supply bypass capacitors as close as possible to V_{CC}, recommended on each V_{CC} pin.

Power-Supply Sequencing

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all devices. Always apply V_{CC} before applying signals, especially if the signal is not current limited.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
42 TQFN-EP	T423590M-1	**21-0181**