

FDS7760A

N-Channel Logic Level PowerTrench® MOSFET

General Description

This N-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Applications

- DC/DC converter
- · Load switch
- Motor drives

Features

- 15 A, 30 V. $R_{DS(ON)} = 5.5 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 8 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$.
- Low gate charge (37nC typical)
- · Fast switching speed.
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$.
- High power and current handling capability.





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 1a)	15	А
	- Pulsed		60	
P _D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T_J , T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1c)	50 (10 sec)	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	30	°C/W


Package Outlines and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS7760A	FDS7760A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings (Note	e 2)			,	
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 15 \text{ A}$			360	mJ
I _{AR}	Maximum Drain-Source Avalanche Current				15	Α
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
ΔBV _{DSS} ΔT, _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V V _{DS} = 0 V			-100	nA
On Char	acteristics (Note 2)		ı	ı		
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1	1.6	3	V
$\Delta V_{GS(th)} \over \Delta T_{,1}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C		-5		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$\begin{array}{c} V_{GS} = 10 \; V, I_D = 15 \; A \\ V_{GS} = 10 \; V, I_D = 15 \; A, \; T_J = 125 ^{\circ} C \\ V_{GS} = 4.5 \; V, I_D = 13 \; A \end{array}$		4.5 7 6	5.5 8 8	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	50			Α
g FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 15 \text{ A}$		65		S
Dvnamio	Characteristics		l	l		
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		3514		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		1123		pF
C _{rss}	Reverse Transfer Capacitance	1		307		pF
Switchir	g Characteristics (Note 2)		l	l	1	1
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$		13	20	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		12	19	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	-		78	125	ns
t _f	Turn-Off Fall Time	-		32	51	ns
Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A},$		37	55	nC
Q _{as}	Gate-Source Charge	$V_{GS} = 5 V$		10	 	nC
Q _{gd}	Gate-Drain Charge	1		12		nC
Drain_S	ource Diode Characteristics	and Maximum Ratings	1	l	<u> </u>	<u> </u>
	Maximum Continuous Drain–Source				2.1	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A} \text{(Note 2)}$		0.7	1.2	V

Notes:

 R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 50°/W when mounted on a 1in² pad of 2 oz copper



b) 105°/W when mounted on a .04 in² pad of 2 oz copper



c) 125°/W when mounted on a minimum pad.

^{2.} Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST ® SMART START™ VCX^{TM} ACEx™ OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFETTM FRFET™ PACMANTM SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $\mathsf{HiSeC^{\mathsf{TM}}}$ SuperSOT™-8 DOME™ PowerTrench® SyncFET™ ISOPLANAR™ EcoSPARK™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OSTM EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™ MicroPak™ UHC™ FACT™ Quiet Series™ UltraFET® FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4