

333 MHz Low-Voltage Differential SSCG

Features

- **Supports HSTL-compatible differential outputs using recommended termination scheme**
- **Three differential pairs of clocks**
- **From 112.5 MHz to 225.0 MHz and from 166.6 MHz to 333.3-MHz output frequency**
- **One REF 14.318 MHz clock**
- **Dual Dial-a-Frequency**® **programmable registers**
- **Smooth-Track frequency target slew rates as low as 100 KHz/usec in /2 mode and 70 KHz/usec in /3 mode**
- **Cypress Spread Spectrum for best electromagnetic interference (EMI) reduction**
- **Four center-spread settings**
- **I2C register programmable options**
- **Two selectable I2C addresses**
- **Block and byte mode I2C operation**
- **3.3V core operation**
- **2.5V output operation**
- **28-pin SSOP package**

Pin Description [[1\]](#page-1-0)

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *[Table 1](#page-2-0)*. The block write and block read protocol is outlined in *[Table 2](#page-2-1)* while *[Table 3](#page-2-2)* outlines the corresponding byte write and byte read protocol. The Byte Count value returned is 09h.

The slave receiver address is either D2 or D4, depending on the state of the ADDRSEL pin.

Note:

1. Throughout this document logic 0 and logic 1 state signals are referenced. As a clarification it should be understood that 1 = high and 0 = low voltage levels. These levels are defined in the DC Electrical Specifications of this data sheet.

Table 1. Command Code Definition

Table 2. Block Read and Block Write Protocol

Table 3. Byte Read and Byte Write Protocol

Serial Control Registers

Byte 0 : CPU Control Register

Table 4. Spread Spectrum Table

Glitch-free operation for both enabling and disabling Spread Spectrum. To achieve down spread operation, reprogram the N register to drop the frequency by half the spread amount.

Byte 1: Dial-a-Frequency Control Register N0 [default = 112.35 MHz, N = 43d, ODSEL = 1]

Byte 2: Dial-a-Frequency Control Register M0 [default = 112.35MHz, M = 49d, ODSEL = 1]

CY28508

Byte 3: Dial-a-Frequency Control Register N1 [default = 224.70 MHz, N = 86d, ODSEL = 1]

Byte 4: Dial-a-Frequency Control Register M1 [default = 224.70 MHz, M = 49d, ODSEL = 1]

Byte 5: Dial-a-Frequency Control Register N2 – Only Bit 7 is Used by the CY28508

Byte 6: Dial-a-Frequency Control Register M2 – Only Bits 6 and 7 are Used by the CY28508

Byte 7: Dial-a-Frequency Control Register N3 - Only bit 7 is used by the CY28508

Byte 8: Dial-a-Frequency Control Register M3, Only bit 7 is used by the CY28508

Dial-a-Frequency Feature

Dial-a-frequency gives the designer direct access to the reference divider (M) and the feedback divider (N) of the internal PLL.

 $VCO = (XTAL \times 26.823) \times (N/M).$

Output Frequency = VCO/Output Divider.

The VCO operating range is between 333 MHz and 675 MHz.

The user must not program N and M values that would result in a VCO frequency outside of this specified range.

Hardware Switching of Dial-a-Frequency Registers

The architectural design of the HW Smooth-Track feature allows the system designer to configure two DAF registers that are selected via an FSEL input pin to select the desired final frequency. This slew rate control is defined as Smooth-Track and is used for all frequency change values programmed into the two DAF registers. There exists a LOCK output signal, which will activate when the final frequency is achieved by the VCO. For Ns = 2048 and M = 48, each step takes 492 μ s such that to increment 40 steps would take 19.7 ms.

Spread Spectrum Modulation Rate

Fmodulation $(KHz) = 1500.25/M$.

The profile of the modulation is tuned for $M = 48$, such that deviations from this value could affect the Lexmark profile.

tance of the crystal.

This circuitry is designed to present simultaneous M&N values to the VCO when writing to the $I²C$ lines. If not for this delay in writing the N register value, the VCO would use a new N value and an old M value and would go to an indeterminate frequency until the next I^2C byte was written.

Crystal Recommendations

The CY28508 requires a **Parallel Resonance Crystal**. Substituting a series resonance crystal will cause the CY28508 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

Crystal Loading

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL). *[Figure 2](#page-6-0)* shows a typical crystal

configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capaci-

Figure 2. Crystal Capacitive Clarification

Calculating Load Capacitors

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.

Figure 3. Crystal Loading Example

As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This mean the total capacitance on each side of the crystal must be twice the specified load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1, Ce2) should be calculated to provide equal capacitive loading on both sides.

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

Load Capacitance (each side)

$$
Ce = 2 * CL - (Cs + Ci)
$$

Total Capacitance (as seen by the crystal)

$$
\text{CLe } = \frac{1}{\left(\frac{1}{\text{Ce1} + \text{Cs1} + \text{Ci1}} + \frac{1}{\text{Ce2} + \text{Cs2} + \text{Ci2}}\right)}
$$

CPU_STOP# Clarification

The CPU_STOP# signal is an active LOW input used for synchronous stopping and starting of the CPU output clocks while the rest of the clock generator continues to function. The REF output is not affected by the CPU_STOP# signal.

CPU_STOP# Assertion

When CPU STOP# pin is asserted, all CPUT/C outputs will be stopped after being sampled by two rising edges of the CPUT clocks. The final state of the stopped CPU signals is CPUT $=$ LOW and $CPUOC = HIGH$.

Figure 4. Power-up Signal Timing

Figure 5. CPU_STOP# Assertion Waveform

CPU_STOP# Deassertion

The deassertion of the CPU_STOP# signal will cause all CPUT/C outputs that were stopped to resume normal operation in a synchronous manner. Synchronous manner meaning that no short or stretched clock pulses will be produces when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPUC clock cycles.

Figure 6. CPU_STOP# Deassertion Waveform

Absolute Maximum Conditions[\[2](#page-9-0)]

DC Electrical Specifications

Note:

2. Multiple Sequence: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications (continued)

AC Electrical Specifications

Table 6. Slew Rate Settings Output Divider = /3 (Measured over 10 s)

Table 7. Slew Rate Settings Output Divider = /2 (Measured over 10 s)

Figure 8. CPU Signaling

Ordering Information

Package Drawing and Dimensions

...................... Document #: 38-07534 Rev. *F Page 13 of 13

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com