



N-channel 950 V, 0.41 Ω typ., 12 A MDmesh™ K5 Power MOSFET in a I²PAKFP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	P _{tot}
STFI15N95K5	950 V	0.50 Ω	12 A	30 W

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STFI15N95K5	15N95K5	I ² PAKFP (TO-281)	Tube

Contents STFI15N95K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	9
4	Packag	e information	10
	4.1	I2PAKFP (TO-281) package information	10
5	Revisio	on history	12

STFI15N95K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	12	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	7.6	Α
I _{DM} ⁽²⁾	Drain current pulsed	48	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	30	W
ESD	Gate-source human body model (R= 1,5 kΩ, C = 100 pF)	2	kV
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; $T_{\rm C}=25~^{\circ}C)$	2500	٧
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	4.2	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	4	Α
Eas	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	124	mJ

⁽¹⁾Limited by maximum junction temperature.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(3)}}I_{SD} \le 12$ A, di/dt ≤ 100 A/ μ s, V_{DS} (peak) $\le V_{(BR)DSS}$

 $^{^{(4)}}V_{DS} \le 760 \text{ V}$

Electrical characteristics STFI15N95K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	950			٧
		$V_{DS} = 950 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{DS} = 950 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}, \ I_D = 100 \ \mu A$	3	4	5	٧
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$		0.41	0.50	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	855	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	65	-	pF
Crss	Reverse transfer capacitance	VG5 - 0 V	-	1	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related	V 0.V. V 0+0.760.V	-	104	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 760 \text{ V}$		38	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz open drain	-	6	-	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 12 \text{ A}$	-	30	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	22	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 475 V, I_D = 6 A, R_G = 4.7 Ω	-	23	-	ns
tr	Rise time	V _{GS} = 10 V	-	20	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 15: "Test circuit for resistive load switching times"	-	62	-	ns
t _f	Fall time	and Figure 18: "Unclamped inductive load test circuit")	1	11	-	ns

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		12	Α
I _{SDM}	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	-		1.5	٧
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	444		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	7		μC
IRRM	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	32		А
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	630		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	9.2		μC
IRRM	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	29		Α

Notes:


Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	I _{GS} = ± 1 mA, I _D = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)











STFI15N95K5 Electrical characteristics

Figure 8: Capacitance variations

AM18034v1

1000

100

100

10

100

Ciss

Coss

Crss

1

0.1

1 10 100 Vos(V)

Figure 9: Output capacitance stored energy

Eoss (µJ)
14
12
10
8
6
4
2
0
0
200
400
600
800
VDs(V)

Figure 10: Normalized gate threshold voltage vs temperature

VGS(th)

(norm)

1.2

ID=100µA

0.8

0.6

0.4

0.2

0

-100

-50


0


50


100


150

TJ(°C)









STFI15N95K5 Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 KΩ 100 N D.U.T.


Vos 1 L KΩ 100 N D.U.T.

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I2PAKFP (TO-281) package information

Α В 97 D1 11 D 77 -F1 (x3) F(x3)Ε G 8291506 Re v. C

Figure 21: I²PAKFP (TO-281) package outline

Table 10: I²PAKFP (TO-281) mechanical data

Di	,	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95		5.20
Н	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.50	7.60	7.70

Revision history STFI15N95K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
29-Jul-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

