

20-BIT FET BUS SWITCH

2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

Check for Samples: SN74CB3T16210-Q1

FEATURES

- **Qualified for Automotive Applications**
- Member of the Texas Instruments Widebus™ Family
- Output Voltage Translation Tracks V_{CC}
- Supports Mixed-Mode Signal Operation on All Data I/O Ports
 - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V_{CC}
- 5-V-Tolerant I/Os With Device Powered Up or **Powered Down**
- **Bidirectional Data Flow With Near-Zero Propagation Delay**
- Low ON-State Resistance (r_{on}) Characteristics ٠ $(r_{on} = 5 \Omega Typ)$
- Low Input/Output Capacitance Minimizes Loading ($C_{io(OFF)} = 5 \text{ pF Typ}$)
- **Data and Control Inputs Provide Undershoot** Clamp Diodes
- Low Power Consumption $(I_{CC} = 40 \ \mu A Max)$
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation

- Supports Digital Applications: Level Translation, PCI Interface, USB Interface, Memory Interleaving, and Bus Isolation
- Ideal for Low-Power Portable Equipment

D	GG PA (TOP \		
	L C	J	
NC [48	<u> </u>
1A1 [2	47]20E
1A2 [3	46	U1B1
1A3 [4	45]1B2
1A4 [5	44]1B3
1A5 [6	43]1B4
1A6 [7	42] 1B5
GND [8	41] GND
1A7 [9	40]1B6
1A8 [10	39] 1B7
1A9 [11	38]1B8
1A10 [12	37]1B9
2A1 [13	36]1B10
2A2 [14	35]2B1
V _{CC} [15	34]2B2
2A3 [16	33]2B3
GND [17	32]GND
2A4 [18	31]2B4
2A5 [19	30]2B5
2A6 [20	29]2B6
2A7 [21	28]2B7
2A8 [22	27]2B8
2A9 [23	26]2B9
2A10 [24	25]2B10

NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16210-Q1 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r_{on}), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC}. The SN74CB3T16210-Q1 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCDS315 - APRIL 2011



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74CB3T16210-Q1 is organized as two 10-bit bus switches with separate <u>ouput-enable</u> $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit <u>bus</u> switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 10-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	ORDERING INFORMATION									
TA PACKAGE ⁽¹⁾ ORDERABLE PART NUMBER TOP-SIDE MARKING										
–40°C to 125°C	TSSOP – DGG	Reel of 2000	CCB3T16210QDGGRQ1	CB3T16210Q						

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(EACH 10-BIT BUS SWITCH) INPUT **INPUT/OUTPUT** FUNCTION OE Α В L A port = B port н Ζ Disconnect Vcc 5.5 V Vcc OUT JOJ V₅ IN ≈V_{CC} - 1 V V_{CC} - 1 V CB3T

FUNCTION TABLE (EACH 10-BIT BUS SWITCH)

Input Voltages

0 V

Output Voltages

0 V


If the input high voltage (V_{IH}) level is greater than or equal to V_{CC} - 1 V, and less than or equal to 5.5 V, the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.

Figure 1. Typical DC Voltage Translation Characteristics

TEXAS INSTRUMENTS

www.ti.com

SCDS315-APRIL 2011



Copyright © 2011, Texas Instruments Incorporated


Submit Documentation Feedback 3

ISTRUMENTS

EXAS

SCDS315-APRIL 2011

SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) Gate voltage (V_G) is equal to approximately $V_{CC} + V_T$ when the switch is ON and $V_I > V_{CC} + V_T$. (2) EN is the internal enable signal applied to the switch.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _{IN}	Control input voltage range ^{(2) (3)}		-0.5	7	V
V _{I/O}	Switch I/O voltage range ^{(2) (3) (4)}		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{IO}	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V_{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁶⁾	DGG package		70	°C/W
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)All voltages are with respect to ground unless otherwise specified.

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3)

(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

(5)

 I_i and I_O are used to denote specific conditions for I_{IO} . The package thermal impedance is calculated in accordance with JESD 51-7. (6)

4

Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
Supply voltage		2.3	3.6	V
	V_{CC} = 2.3 V to 2.7 V	1.7	5.5	V
High-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2	5.5	v
$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0	0.7	V
V _{IH} High-level control input voltage V _{IL} Low-level control input voltage V _{I/O} Data input/output voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	0	0.8	v
Data input/output voltage		0	5.5	V
Operating free-air temperature		-40	125	°C
	High-level control input voltage Low-level control input voltage Data input/output voltage	High-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ Low-level control input voltage $V_{CC} = 2.7 \vee to 3.6 \vee$ Data input/output voltage $V_{CC} = 2.7 \vee to 3.6 \vee$		

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

				$T_A = -4$	40°C TO 1	25°C	UNIT		
PA	RAMETER	TEST CONDITIO	TEST CONDITIONS						
V _{IK}		$V_{CC} = 3 V, I_{I} = -18 mA$				-1.2	V		
V _{OH}		See Figure 3 and Figure 4							
I _{IN}	Control inputs	V_{CC} = 3.6 V, V_{IN} = 3.6 V to 5.5 V or GND				±10	μA		
		$V_{CC} = 3.6 V,$	$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20			
I _I		Switch ON,	$V_{I} = 0.7$ V to $V_{CC} - 0.7$ V			-40	μA		
		$V_{IN} = V_{CC}$ or GND	$V_{I} = 0$ to 0.7 V			±5			
I _{OZ} ⁽³⁾		$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ to } 5.5 \text{ V}, V_{I} = 0$, Switch O	FF, V _{IN} = V _{CC} or GND			±10	μA		
I _{off}		$V_{CC} = 0, V_{O} = 0$ to 5.5 V, $V_{I} = 0$,				10	μA		
		$V_{CC} = 3.6 \text{ V}, \text{ I}_{I/O} = 0,$	$V_I = V_{CC}$ or GND			40			
I _{CC}		Switch ON or OFF , $V_{IN} = V_{CC}$ or GND	V _I = 5.5 V	40		40	μA		
ΔI_{CC} ⁽⁴⁾	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V	, Other inputs at V_{CC} or GND			300	μA		
C _{in}	Control inputs	V_{CC} = 3.3 V, V_{IN} = V_{CC} or GND			4		pF		
C _{io(OFF)}		V_{CC} = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GND, Swi	tch OFF, $V_{IN} = V_{CC}$ or GND		5		pF		
		$V_{CC} = 3.3 \text{ V}$, Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		5		pF		
C _{io(ON)}		$v_{CC} = 3.3 \text{ v}, \text{ Switch ON}, v_{IN} = v_{CC} \text{ of GND}$	$V_{I/O} = GND$		13		рг		
		$V_{CC} = 2.3 \text{ V}, \text{ TYP at } V_{CC} = 2.5 \text{ V}, \text{ V}_{I} = 0$	I _O = 24 mA		5	11.5	Ω		
r _{on} ⁽⁵⁾		$v_{CC} = 2.3 v$, if r at $v_{CC} = 2.3 v$, $v_{I} = 0$	l _O = 16 mA		5	11.5			
'on `´		$V_{CC} = 3 V, V_1 = 0$	I _O = 24 mA		5	10.5			
		$v_{CC} = 5 v, v_1 = 0$	I _O = 16 mA		5	10.5			

Electrical Characteristics⁽¹⁾

(1)

(2)

(3)

(4)

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$ C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined (5) by the lower of the voltages of the two (A or B) terminals.

www.ti.com

Switching Characteristics


for V_{CC} = 2.5 V \pm 0.2 V (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = 3 ± 0.3		UNIT
	(111-01)	(001F01)	MIN	MAX	MIN	MAX	
t _{en}	OE	A or B	1	14	1	12	ns
t _{dis}	OE	A or B	1	9.5	1	10.5	ns




www.ti.com

PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	RL	VI	CL	V_{Δ}
t _{pd(s)}	$\textbf{2.5 V} \pm \textbf{0.2 V}$	Open	500 Ω	3.6 V or GND	30 pF	
pa(b)	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V or GND	50 pF	
t _{PLZ} /t _{PZL}	$\textbf{2.5 V} \pm \textbf{0.2 V}$	$2 \times V_{CC}$	500 Ω	GND	30 pF	0.15 V
PLZ/PZL	3.3 V \pm 0.3 V	$2 \times V_{CC}$	500 Ω	GND	50 pF	0.3 V
+/+	$2.5 \text{ V} \pm 0.2 \text{ V}$	Open	500 Ω	3.6 V	30 pF	0.15 V
t _{PHZ} /t _{PZH}	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V	50 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. $t_{PZL} \mbox{ and } t_{PZH} \mbox{ are the same as } t_{en}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms

SCDS315 - APRIL 2011

TYPICAL CHARACTERISTICS




Figure 3. Data Output Voltage vs Data Input Voltage



TYPICAL CHARACTERISTICS




Figure 4. V_{OH} Values



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CCB3T16210QDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	CB3T16210Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74CB3T16210-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: SN74CB3T16210

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CCB3T16210QDGGRQ1	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CCB3T16210QDGGRQ1	TSSOP	DGG	48	2000	367.0	367.0	45.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- Texas INSTRUMENTS www.ti.com


DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated