

μ PD720231A

ASSP (USB3.0 to SATA3 BRIDGE CONTROLLER)



R19DS0077EJ0100 Rev 1.00 Jul 29, 2013

1. OVERVIEW

The μ PD720231A is a USB3.0 to SATA3 Bridge LSI which complies with Universal Serial Bus 3.0 (USB3.0) Specification Revision 1.0 and Serial ATA (SATA) Specification Revision 3.0. The LSI is integrated USB3.0 function controller and SATA III host controller with USB3.0 transceiver, USB2.0 transceiver and SATA III transceiver into one chip. The USB3.0 transceiver supports SuperSpeed (SS) 5 Gbps. USB2.0 transceiver supports High-Speed (HS) 480Mbps and Full-Speed (FS) 12 Mbps. And SATA III transceiver supports Gen1 1.5 Gbps / Gen2 3 Gbps / Gen3 6 Gbps.

1.1 Features

- Compliant with Universal Serial Bus 3.0 Specification Revision 1.0
 - Certified by USB Implementers Forum (TID: 340000093)
 - Supports Super/High-/Full-speed
 - Supports Mass Storage Class UASP (USB Attached SCSI Protocol)
 - Supports Mass Storage Class BOT (Bulk Only Transport)
 - > Includes SCSI Command hardware accelerator
 - Supported number of stream is 32 + Task management.
- Compliant with Serial ATA Specification Revision 3.0.
 - Supports Gen1 / Gen2 / Gen3
 - Supports Host initiated power management
 - Supports multiple LUN
 - > Be capable of providing full ATA-8, 48-Bit LBA support, for drives larger than 2TB.
- Supports power management
 - ➤ USB3.0 U1/U2/U3 state
 - USB2.0 Suspend/LPM
- Integrated 32-bit RISC CPU
- 10 configurable GPIOs including
 - > SPI interface for serial flash ROM.
 - > Two PWM interface
 - Multi voltage level support
- Clock input: 30 MHz crystal
- On-chip reset circuit to remove external power-on-reset circuit
- Integrated mask firmware into internal mask ROM to eliminate external Flash ROM
- Power supply: 5 V single power supply, using 2 internal regulators
 - > On-chip 1.0 V and 3.3 V regulator
- Package: 48-pin QFN (6 x 6 mm)

1.2 Applications

External USB hard disk/SSD, USB hard disk enclosure, optical drive, etc.

1.3 Ordering Information

Part Number	Package	Remark
μPD720231AK8-612-BAE-A	48-pin QFN (6 x 6)	Lead-free product

1.4 Block Diagram

μPD720231A SATA Work (1.5 G/3 G/6 Gbps) SATAIII SATA SATA Memory Host Gen3 LINK Controller PHY CPU Crystal (30 MHz) osc ROM USB FS/HS (12 M/480 Mbps) USB2.0 **GPIO** PHY External CPU Peripherals USB USB GPIO Serial ROM Endpoint Controller USB SS LINK (SPI) (5 Gbps) USB3.0 PHY CCU 3.3 V to 1.0 V 5 V to 3.3 V Regulator Regulator 3.3 V 5 V

Figure 1-1. μ PD720231A Block Diagram

	T
CPU	Integrated 32 bit RISC CPU.
CPU Peripherals	Includes bus controller, interrupt controller, timer, GPIO and so on.
Work RAM	Integrated Work RAM for data.
ROM	Integrated Boot ROM.
SATA III Host	The SATA III host supports SATA Gen1 1.5 Gbps, Gen2 3.0 Gbps,
Controller	and Gen3 6.0 Gbps. Dedicated bus realizes SuperSpeed interface
	between SATA III host and Direct Command Controller.
SATA LINK	Link layer translates data packets between SATA host and SATA PHY.
SATA Gen3 PHY	Integrated SATAIII Gen1 1.5 Gbps, Gen2 3.0 Gbps, and Gen3 6.0
1100 5 1 1 1	Gbps compliance transceiver. This is controlled by SATAIII host.
USB Endpoint	Transport / Protocol layer. This block supports USB Mass Storage
Controller (EPC)	class USB Attached SCSI Protocol and Bulk Only Transport.
USB LINK	Link layer defined in USB specification, which maintains Link
	connectivity with USB host controller and hub.
USB3.0 PHY	For SuperSpeed Tx/Rx
USB2.0 PHY	For USB High/Full-speed Tx/Rx
CCU	Integrated clock controller to manage system power consumption, and
	system reset controller.
OSC	Internal oscillator block.
3.3 V to 1.0 V	Regulator to convert 3.3 V to 1.0 V
Regulator	
5 V to 3.3 V Regulator	Regulator to convert 5 V to 3.3 V

1.5 Pin Configuration

• μPD720231AK8-612-BAE-A, 48-pin QFN (6 x 6)

36 35 34 33 32 31 30 29 28 27 26 25 GPIO8 ○◀→ 24 37 O VDD10 23 RESETB O-38 -O U3RXP VDDGPIO O-- U3RXN 22 39 VDD10 O-21 → VDD10 40 GPIO7/CLKOUT ○◀ ►O U3TXP 41 20 IC O-→○ U3TXN 42 19 **GND** IC O -⊙ VDD10 18 43 17 LX1 O-44 → AVDD33 AVDD33IN1 O-45 16 RREF AVDD33IN2 O-**→**○ U2DP 46 15 FB O-14 -O NC 47 GPIO9/EXTINT ○◀ ▶ 13 **→**○ U2DM 48 5 7 8 9 10 11 12 6 GPIO0/SPISO ○▲ GPIO1/SPISCK ○▲ GPIO3/SPICSB O-VDDGPIO ○ VDD10 O GPIO5/DPC O VBUSM (VDD330UTO GP104 (GPIO2/SPISI GPIO6/ACT

Figure 1-2. Pin Configuration (Top View)

2. PIN FUNCTION

This section describes each pin functions.

2.1 Power Supply and Regulator and Regulator

Table 2-1. Power Supply and Regulator

Pin Name	Pin No.	Buffer Type	Function
VDD33	25	Power	+3.3 V power supply
VDDGPIO	5, 39	Power	+3.3 V power supply for GPIOs, except for GPIO5/DPC and GPIO6/ACT.
AVDD33	17	Power	+3.3 V power supply for USB analog circuit
VDD10	7, 18, 21, 24, 26, 29, 32, 35, 40	Power	+1.0 V power supply
V50IN	12	Regulator	+5 V input for internal LDO.
VDD33OUT	11	Regulator	+3.3 V output from internal LDO.
AVDD33IN1 Note	45	Regulator	+3.3 V power supply for regulator analog circuit
AVDD33IN2 Note	46	Regulator	+3.3 V power supply for regulator analog circuit
LX1	44	Regulator	1.0 V output from the on-chip regulator
FB	47	Regulator	Feedback for regulator.
GND	Die PAD	-	Connect to ground for digital circuit

Note It is mandatory to put ceramic capacitors (22 μ F is recommended) on AVDD25IN1 and AVDD25IN2. Common impedance coupling between AVDD25IN1 and AVDD25IN2 must be avoided.

2.2 Analog Signal

Table 2-2. Analog Signal

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
RREF	16	_	USB2	-	This pin must be connected to GND via a 1.6k-ohm resistor with 1% precision.

2.3 VBUS Monitor

Table 2-3. VBUS and Regulator

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
VBUSM	10	I	5V tolerant buffer	High	VBUS detection.

2.4 System Clock and Reset

Table 2-4. System Clock and Reset

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
XT1	27	I	osc	-	30 MHz oscillator input. Connect to a 30 MHz crystal.
XT2	28	0	OSC	-	30 MHz oscillator output. Connect to a 30 MHz crystal.
RESETB	38	I	3.3/2.5 V schmitt input with 50 kΩ pull-up resistor	Low	System reset

2.5 USB Interface

Table 2-5. USB Interface

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
U3RXP	23	I	USB3	-	USB3.0 receive data D+ signal for SuperSpeed
U3RXN	22	I	USB3	_	USB3.0 receive data D- signal for SuperSpeed
U3TXP	20	0	USB3	_	USB3.0 transmit data D+ signal for SuperSpeed
U3TXN	19	0	USB3	_	USB3.0 transmit data D- signal for SuperSpeed
U2DP	15	I/O	USB2	_	USB2.0 D+ signal for High-/Full-speed
U2DM	13	I/O	USB2	_	USB2.0 D- signal for High-/Full-speed

2.6 Serial ATA Interface

Table 2-6. Serial ATA Interface

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
SRXP	30	I	SATA III	-	Serial ATA receive data D+ signal
SRXN	31	I	SATA III	_	Serial ATA receive data D- signal
STXP	34	0	SATA III	_	Serial ATA transmit data D+ signal
STXN	33	0	SATA III	ı	Serial ATA transmit data D- signal

2.7 General Purpose I/O Interface

Table 2-7. General Purpose I/O Interface

Pin Name	Pin No.	Direction	Buffer Type	During reset	After reset	Function					
GPIO0/ SPISO	1			PU	Input	General purpose I/O or SPI read data signal					
GPIO1/ SPISCK	2			PU	Output	General purpose I/O or SPI clock					
GPIO2/ SPISI	3		3.3/2.5 V I/O	PU	Output	General purpose I/O or SPI write data signal					
GPIO3/ SPICSB	4		1/0						PU	Output	General purpose I/O or SPI chip select for the external serial ROM.
GPIO4	6	I/O		Output low	Output low or HZ	General purpose I/O Default low drive. Note4					
GPIO5/DPC Note1	8	1/0	5 V	Input	Output high or Input Note2	General purpose I/O or SATA drive power supply control					
GPIO6/ACT Note1	9		buffer	Input	Output low or Input Note3	General purpose I/O or Disk Activity LED					
GPIO7/CLKOUT	41		3.3/2.5 V I/O		HZ	HZ	General purpose I/O or 30 MHz clock output				
GPIO8	37			HZ	HZ	General purpose I/O					
GPIO9/EXTINT	48				1/0	ii O	HZ	HZ	General purpose I/O or external interrupt such as push button input		

Note 1. Except for GPIO5/DPC and GPIO6, all the other GPIOs are supplied power from VDDGPIO. GPIO5/DPC and GPIO6 are supplied power from internal VDD33 line.

- 2. In active condition, GPIO5 drives high, otherwise, GPIO5 is input.
- 3. In active condition, GPIO6 drives low, otherwise, GPIO6 is input.
- 4. GPIO4 drives low in default. Other GPIO signals are open state in default.

Remark. PU: Internally pulled up, HZ: High impedance

2.8 Renesas Private Signal

Table 2-8. Renesas Private Signal

Pin Name	Pin No.	Direction	Buffer Type	Active Level	Function
IC	42, 43	I	-	-	Test signal.
					These pins must be connected to GND or left opened.
NC	14, 36	-	_	_	Non connection pin.
					This pin should be opened.

ELECTRICAL SPECIFICATIONS 3.

3.1 **Buffer List**

Buffer type	Pin name
3.3 V input schmitt buffer with 50 k Ω pull-up resistor	RESETB
3.3 V input buffer with 50 k Ω pull-down resistor	IC
3.3 V I $_{\rm OL}$ = 6 mA bi-directional buffer (schmitt input) with 50 k Ω pull-up/down resistor	GPIO0/SPISO, GPIO1/SPISCK, GPIO2/SPISI, GPIO3/SPICSB, GPIO4, GPIO7/CLKOUT, GPIO8, GPIO9/EXTINT
3.3 V input buffer with 5 V tolerant	VBUSM
5 V tolerant 3.3 V I _{oL} = 4mA bi-directional buffer	GPIO5/DPC, GPIO6/ACT
USB3 PHY	U3RXP, U3RXN, U3TXP, U3TXN
USB2 PHY	U2DP, U2DN, RREF
SATA III PHY	SRXP, SRXN, STXP, STXN
3.3 V Oscillator	XT1, XT2
3.3 V to 1.0 V Regulator	LX1, FB
5 V to 3.3 V Regulator	VDD33OUT

Note Uses a 5 V tolerant buffer meeting absolute maximum ratings. Note that the voltage presented at the 5 V tolerant buffer should not be higher than V₁ at any given time.

3.2 Terminology

Table 3-1. Terms Used in Absolute Maximum Ratings

Parameter	Symbol	Meaning
Power supply voltage	V50IN, VDD33, AVDD33, AVDD33IN1, AVDD33IN2, VDD10	Indicates the voltage range within which damage or reduced reliability will not result when power is applied to a VDD pin.
Input voltage	V _i	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin.
Output voltage	V _o	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin.
Output current	I _o	Indicates absolute tolerance values for DC current to prevent damage or reduced reliability when current flows out of or into output pin.
Storage temperature	T _{stg}	Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current is applied to the device.

Table 3-2. Terms Used in Recommended Operating Range

Parameter	Symbol	Meaning
Power supply voltage	V50IN, VDD33, AVDD33, AVDD33IN1, AVDD33IN2, VDD10	Indicates the voltage range for normal logic operations occur when GND = 0 V.
High-level input voltage	V _{IH}	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the high level states for normal operation of the input buffer.
		* If a voltage that is equal to or greater than the "Min." value is applied, the input voltage is guaranteed as high level voltage.
Low-level input voltage	V _{IL}	Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the low level states for normal operation of the input buffer.
		* If a voltage that is equal to or lesser than the "Max." value is applied, the input voltage is guaranteed as low level voltage.
Hysteresis voltage	V _H	Indicates the differential between the positive trigger voltage and the negative trigger voltage.
Input rise time	T _n	Indicates the limit value for the time period when an input voltage applied to the input pins of the device rises from 10 % to 90 %.
Input fall time	T _{fi}	Indicates the limit value for the time period when an input voltage applied to the input pins of the device falls from 90 % to 10 %.
Operating temperature	T _A	Indicates the ambient temperature range for normal logic operations.

Table 3-3. Term Used in DC Characteristics

Parameter	Symbol	Meaning
Off-state output leakage current	I _{oz}	Indicates the current that flows from the power supply pins when the rated power supply voltage is applied when a 3-state output has high impedance.
Input leakage current	I,	Indicates the current that flows when the input voltage is supplied to the input pin.
High-level output voltage	VoL	Indicates the output voltage at low level and when the output pin is open.
Low-level output voltage	Vон	Indicates the output voltage at high level and when the output pin is open.

3.3 Absolute Maximum Ratings

Table 3-4. Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Units
Power supply voltage	V50IN		−0.5 to +5.5	V
	VDD33 VDDGPIO AVDD33 AVDD33IN1 AVDD33IN2		-0.5 to +4.6	V
	VDD10		-0.5 to +1.4	٧
Input voltage, 3.3 V buffer	V _i	V _I < VDD33/VDDGPIO + 0.5 V	-0.5 to +4.6	V
Input voltage, 5 V tolerant buffer	V,	V50IN > 4.0 V	-0.5 to +6.0	V
Output voltage, 3.3 V buffer	V _o	V _o < VDD33/VDDGPIO + 0.5 V	-0.5 to +4.6	V
Output voltage, 5 V tolerant buffer	V _o	V50IN > 4.0 V	-0.5 to +6.0	V
USB3/SATA differential signals	Vi/Vo	Vi/Vo < VDD10 + 0.5V	-0.5 to +1.4	V
Output current	I _o	4 mA type (5 V tolerant buffer)	10.35	mA
		6 mA type (3.3 V buffer)	16.9	mA
Storage temperature	T _{stg}		-65 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

3.4 Recommended Operating Ranges

Table 3-5. Recommended Operating Ranges

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Operating voltage	V50IN		4.0	5.0	5.25	V
	VDD33 Note AVDD33 Note AVDD33IN1 Note AVDD33IN2 Note		3.0	3.3	3.6	V
	VDDGPIO Note	3.3 V operation	3.0	3.3	3.6	V
		2.5 V operation	2.25	2.5	2.75	V
	VDD10		0.95	1.0	1.05	V
High-level input voltage	V _{IH}	Normal buffer 3.3 V	2		VDD33+0.3	V
		Normal buffer 2.5 V	TBD		TBD	
Low-level input voltage	V _{IL}	Normal buffer 3.3 V	-0.3		0.8	V
		Normal buffer 2.5 V	TBD		TBD	
Positive trigger voltage	V _P	Schmitt buffer 3.3 V	0.9		2.1	V
		Schmitt buffer 2.5 V	TBD		TBD	
Negative trigger voltage	V _N	Schmitt buffer 3.3 V	0.7		1.9	V
		Schmitt buffer 2.5 V	TBD		TBD	
Hysteresis voltage	V _H	Schmitt buffer 3.3 V	0.2		1.4	V
		Schmitt buffer 2.5 V	TBD		TBD	
Input rise time	T _{ri}	Normal buffer	0		200	ns
		Schmitt buffer	0		1	ms
Input fall time	T _{fi}	Normal buffer	0		200	ns
		Schmitt buffer	0		1	ms
Operating ambient temperature	T _A		0		+85	°C

Note VDD33, AVDD33, AVDD33IN1, AVDD33IN2 and VDDGPIO must turn on/off at the same time and should be stable within 100 ms from the fastest rising edge of power sources.

3.5 DC Characteristics (VDD33 = 3.3 V \pm 10%, T_A = 0 to +85 °C)

Table 3-6. DC Characteristics

Parameter	Symbol	Condition			Max.	Units
Off-state output current	l _{oz}	V _i = VDD33/VDDGPIO or 0	GND		±8	μΑ
Low-level output current	I _{OL}	V _{oL} = 0.4 V	6 mA type	6		mA
			4 mA type	4		mA
High-level output current	I _{OH}	V _{OH} = 2.4 V	6 mA type	-6		mA
			4 mA type	-4		mA
Input leakage current	I,	V ₁ = VDD33/VDDGPIO or GND	Normal input		±5	μΑ
		V _i = GND	With pull-up resistor (50 k Ω)	24	78	μΑ
		V _i = VDD33/VDDGPIO	With pull-down resistor (50 kΩ)	24	78	μΑ

Remark For pins with internal pull-up, the internal pull-up assures that when the pin is open, the pin voltage will be greater than the $V_{\mbox{\tiny IH}}$ level.

Table 3-7. USB Interface Block

(1/2)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Output pin impedance	ZHSDRV		40.5	49.5	Ω
Termination voltage for upstream facing	VTERM		3.0	3.6	V
port pull-up (RPU)					
Input Levels for Full-speed:					
High-level input voltage (drive)	VIH		2.0		V
High-level input voltage (floating)	VIHZ		2.7	3.6	V
Low-level input voltage	VıL			0.8	V
Differential input sensitivity	V _{DI}	(D+) - (D-)	0.2		V
Differential common mode range	Vсм	Includes VDI range	0.8	2.5	V
Output Levels for Full-speed:					•
High-level output voltage	Vон	R∟ of 14.25 kΩ to GND	2.8	3.6	V
Low-level output voltage	Vol	R∟ of 1.425 kΩ to 3.6 V	0.0	0.3	V
SE1	Vose1		0.8		V
Output signal crossover point voltage	Vcrs		1.3	2.0	V
Input Levels for High-speed:	1				•
High-speed squelch detection threshold (differential signal)	VHSSQ		100	150	mV
High-speed data signaling common mode voltage range	VHSCM		-50	+500	mV
High-speed differential input signaling level	See Figure	e 3-2.	·	•	

(2/2)

Parameter	Symbol	Conditions	Min.	Max.	Unit		
Output Levels for High-speed:							
High-speed idle state	VHSOI		-10	+10	mV		
High-speed data signaling high	VHSOH		360	440	mV		
High-speed data signaling low	VHSOL		-10	+10	mV		
Chirp J level (differential signal)	VCHIRPJ		700	1100	mV		
Chirp K level (differential signal)	VCHIRPK		-900	-500	mV		

Figure 3-1. Differential Input Sensitivity Range for Full-speed





Figure 3-2. Receiver Sensitivity for Transceiver at U2DP/U2DM



RENESAS

- Test Supply Voltage 15.8 Ω $^{+}$ To 50 Ω Inputs of a $50~\Omega$ USB Vbus Coax High Speed Differential Connector D+ Oscilloscope, or 50 Ω Nearest D-15.8 Ω Outputs of a High Speed 50 Ω Device Gnd Differential Data Generator Coax

Figure 3-3. Receiver Measurement Fixtures

3.6 Pin Capacitance

Table 3-8. Pin Capacitance

Parameter	Symbol	Condition	Min.	Max.	Units
GPIO pin capacitance	C _{GPIO}			5	pF

3.7 AC Characteristics (VDD33 = 3.3 V \pm 10%, T_A = 0 to +85 °C)

3.7.1 System Clock

Table 3-9. System Clock (XT1/XT2) Ratings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Units
Clock frequency	F _{CLK}	Crystal	-100	30	+100	MHz
			ppm		ppm	
Clock duty cycle	$T_{\scriptscriptstyleDUTY}$		40	50	60	%

Remark Required accuracy of crystal or oscillator block includes initial frequency accuracy, the spread of Crystal capacitor loading, supply voltage, temperature and aging, etc.

3.7.2 System Reset

Table 3-10. System Reset Timings

Parameter	Symbol	Condition	Min.	Max.	Units
Reset active time	Тяеѕетв		1		μs

Remark RESETB shall be de-asserted after all power sources (excluding VBUS) and the system clock become stable.

3.7.3 **GPIO**

(1) SPI Type Serial Flash ROM interface

Table 3-11. SPI Type Serial Flash ROM Interface (SPI Mode 0)

Parameter	Symbol	Min.	Тур.	Max.	Units
SPISCK clock frequency	t _{spicyc}	1.5		15	MHz
SPISCK clock duty	t _{SPIDT}		50		%
SPISO setup time to SPISCK rising edge	t _{sdrsu}	2			ns
SPISO hold time to SPISCK rising edge	t _{sdrh}	3			ns
SPISI validate time from SPISCK falling edge	t _{SDWVALID}			1	ns




Figure 3-4. SPI Type Serial Flash ROM Interface


(2) Pulse Width Modulation (PWM) signal

Table 3-12. PWM Signals

Parameter	Symbol	Min.	Max.	Units
PWM 1/2 cycle time	t _{PWMCYC}	0.067	143,165,576.500	μs
PWM 1/2 high level width	t _{PWMWID}	0.033	143,165,576.467	μs

Note t_{PWMCYC} and t_{PWMWID} are controlled by 33.3 ns step.

Figure 3-5. PWM Signals Waveform



3.7.4 SATA Interface – Differential Transmitter (TX) Specifications

(Refer to Serial ATA Specification Revision 3.0 for more information)

Table 3-13. Differential Transmitter Specification (1/2)

Parameters	Symbol	Limit	S	ATA 3.0 Spe	ЭС	Units
			Gen1i	Gen2i	Gen3i	
Sequencing Transient Voltage LL	V _{trans}	Min	_	-	-1.2	V
		Max	_	_	1.2	
TX Pair Differential Impedance	Z_{diffTX}	Min	86	_	-	Ω
		Max	115	_	-	
TX Single-Ended Impedance	Z_{s-eTX}	Min	40	-	-	Ω
TX Differential Mode Return Loss (all values Min)	RL _{DD11,TX}	75 MHz- 150 MHz	14	_	_	dB
		150 MHz- 300 MHz	8	14	_	
		300 MHz- 600 MHz	6	8	_	
		600 MHz- 1.2 GHz	6	6	_	
		1.2 GHz- 2.4 GHz	3	6	_	
		2.4 GHz- 3.0 GHz	1	3	_	
		3.0 GHz- 5.0 GHz	_	1	_	
TX Differential Mode Return Loss Start for slope	RL _{DD11,TX}	Min at 300 MHz	_	_	14	dB
Slope of TX Differential Mode Return Loss		Nom	_	_	-13	dB/dec
TX Differential Mode Return Loss Max Frequency		Max	_	_	3	GHz
TX Common Mode Return Loss (all values Min)	RL _{CC11,TX}	150 MHz- 300 MHz	_	8	_	dB
		300 MHz- 600 MHz	_	5	_	
		600 MHz- 1.2 GHz	_	2	-	
		1.2 GHz- 2.4 GHz	_	1	-	
		2.4 GHz- 3.0 GHz	_	1	-	
		3.0 GHz- 5.0 GHz	_	1	-	

Table 3-13. Differential Transmitter Specification (2/2)

Parameters	Symbol	Limit		ATA 3.0 Spe	ec	Units
			Gen1i	Gen2i	Gen3i	
TX Impedance Balance (all values Min)	RL _{DC11,TX}	150 MHz- 300 MHz	-	30	30	dB
		300 MHz- 600 MHz	-	20	30	
		600 MHz- 1.2 GHz	_	10	20	
		1.2 GHz- 2.4 GHz	_	10	10	
		2.4 GHz- 3.0 GHz	_	4	10	
		3.0 GHz- 5.0 GHz	_	4	4	
		5.0 GHz- 6.5 GHz	-	-	4	

3.7.5 SATA Interface – Differential Receiver (RX) Specifications

(Refer to Serial ATA Specification Revision 3.0 for more information)

Table 3-14. Differential Receiver Specification (1/2)

Parameters Symbol		Limit	S	ATA 3.0 Spe	ec	Units
			Gen1i	Gen2i	Gen3i	=
RX Pair Differential Impedance	Z _{diffRX}	Min	85	_	_	Ω
		Max	115	_	_	=
RX Single-Ended Impedance	Z _{s-eRX}	Min	40	_	_	Ω
RX Differential Mode Return Loss (all values Min)	RL _{DD11,RX}	75 MHz- 150 MHz	18	_	-	dB
		150 MHz- 300 MHz	14	18	-	
		300 MHz- 600 MHz	10	14	-	
		600 MHz- 1.2 GHz	8	10	-	
		1.2 GHz- 2.4 GHz	3	8	-	
		2.4 GHz- 3.0 GHz	1	3	-	
		3.0 GHz- 5.0 GHz	_	1	_	

Table3-14. Differential Receiver Specification (2/2)

Parameters	Symbol	Limit	s	ATA 3.0 Spe	ес	Units
			Gen1i	Gen2i	Gen3i	
RX Differential Mode Return Loss	RL _{DD11,RX}	Min at 300 MHz	_	_	18	dB
Slope of RX Differential Mode Return Loss		Nom	_	_	-13	dB/dec
RX Differential Mode Return Loss Max Frequency		Max	_	-	6	GHz
RX Common Mode Return Loss (all values Min)	RL _{CC11,RX}	150 MHz- 300 MHz	_	5	-	dB
		300 MHz- 600 MHz	_	5	_	
		600 MHz- 1.2 GHz	_	2	_	
		1.2 GHz- 2.4 GHz	_	1	_	
		2.4 GHz- 3.0 GHz	_	1	_	
		3.0 GHz- 5.0 GHz	_	1	_	
RX Impedance Balance (all values Min)	RL _{DC11,RX}	150 MHz- 300 MHz	_	30	30	dB
		300 MHz- 600 MHz	_	30	30	
		600 MHz- 1.2 GHz	_	20	20	
		1.2 GHz- 2.4 GHz	_	10	10	
		2.4 GHz- 3.0 GHz	_	4	4	
		3.0 GHz- 5.0 GHz	_	4	4	
		5.0 GHz- 6.5 GHz	_	4	4	

3.7.6 USB3.0 SuperSpeed Interface – Differential Transmitter (TX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

Table 3-15. Transmitter Normative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Unit Interval	UI	199.94	200.06	ps
Differential p-p Tx voltage swing	V _{TX-DIFF-PP}	0.8	1.2	V
Tx de-emphasis	V _{TX-DE-RATIO}	3.0	4.0	dB
DC differential impedance	R _{TX-DIFF-DC}	72	120	Ω
The amount of voltage change allowed during Receiver Detection	V _{TX-RCV-DETECT}		0.6	V
AC Coupling Capacitor	C _{AC-COUPLING}	75	200	nF
Maximum slew rate	t _{CDR-SLEW-MAX}		10	ms/s

Table 3-16. Transmitter Informative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Deterministic min pulse	t _{MIN-PULSE-Dj}	0.96		UI
Tx min pulse	t _{MIN-PULSE-Tj}	0.90		UI
Transmitter Eye	t _{TX-EYE}	0.625		UI
Tx deterministic jitter	t _{TX-DJ-DD}		0.205	UI
Tx input capacitance for return loss	C _{TX-PARASITIC}		1.25	pf
Transmitter DC common mode impedance	R _{TX-DC}	18	30	Ω
Transmitter short-circuit current limit	I _{TX-SHORT}		60	mA
Transmitter DC common-mode voltage	V _{TX-DC-CM}	0	2.2	V
Tx AC common mode voltage	V _{TX-CM-AC-PP-ACTIVE}		100	mVp-p
Absolute DC Common Mode Voltage between U1 and U0	V _{TX-CM-DC-ACTIVE-IDLE-DELTA}		200	mV
Electrical Idle Differential Peak- Peak Output voltage	V _{TX-IDLE-DIFF-AC-pp}	0	10	mV
DC Electrical Idle Differential Output Voltage	V _{TX-IDLE-DIFF-DC}	0	10	mV

3.7.7 USB3.0 SuperSpeed Interface – Differential Receiver (RX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

Table 3-17. Receiver Normative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Unit Interval	UI	199.94	200.06	ps
Receiver DC common mode impedance	R _{RX-DC}	18	30	Ω
DC differential impedance	R _{RX-DIFF-DC}	72	120	Ω
DC Input CM Input Impedance for V>0 during Reset of Power down	Z _{RX-HIGH-IMP-DC-POS}	25k		Ω
LFPS Detect Threshold	V _{RX-LFPS-DET-DIFF-p-p}	100	300	mV

Table 3-18. Receiver Informative Electrical Parameters

Parameter	Symbol	Min	Max	Units
Differential Rx peak-to-peak voltage	$V_{RX-DIFF-PP-POST-EQ}$	30		mV
Max Rx inherent timing error	$T_{\scriptscriptstyleRX-Tj}$		0.45	UI
Max Rx inherent deterministic timing error	$T_{RX-DJ-DD}$		0.285	UI
Rx input capacitance for return loss	C _{RX-PARASITIC}		1.1	pF
Rx AC common mode voltage	V _{RX-CM-AC-P}		150	mVPeak
Rx AC common mode voltage during the U1 to U0 transition	V _{RX-CM-DC-ACTIVE-IDLE-DELTA-P}		200	mVPeak

3.7.8 USB2.0 Interface

(Refer to Universal Serial Bus Specification Revision 2.0 for more information)

Table 3-19. Full-speed Source Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Max.	Unit
Rise time (10 to 90%)	t _{FR}	C _L = 50 pF	4	20	ns
Fall time (90 to 10%)	t _{FF}	C _L = 50 pF	4	20	ns
Differential rise and fall time matching	t FRFM	(tfr/tff)	90	111.11	%
Full-speed data rate	t FDRATHS	Average bit rate	11.9940	12.0060	Mbps
Frame interval	t FRAME		0.9995	1.0005	ms
Consecutive frame interval jitter	t _{RFI}	No clock adjustment		42	ns
Source jitter total (including frequency tolerance):					
To next transition	t DJ1		-3.5	+3.5	ns
For paired transitions	t DJ2		-4.0	+4.0	ns
Source jitter for differential transition to SE0 transition	t FDEOP		-2	+5	ns
Receiver jitter:					
To next transition	t _{JR1}		-18.5	+18.5	ns
For paired transitions	t _{JR2}		-9	+9	ns
Source SE0 interval of EOP	t FEOPT		160	175	ns
Receiver SE0 interval of EOP	treopr		82		ns
Width of SE0 interval during differential transition	tғsт			14	ns

Table 3-20. High-speed Source Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Max.	Unit
Rise time (10 to 90%)	thsr		500		ps
Fall time (90 to 10%)	thsf		500		ps
Driver waveform	See Figure	3-6.			
High-speed data rate	thsdrat		479.760	480.240	Mbps
Microframe interval	thsfram		124.9375	125.0625	μs
Consecutive microframe interval difference	thsrFi			4 high- speed	Bit times
Data source jitter	See Figure	3-6.			
Receiver jitter tolerance	See Figure	3-2.			

Table 3-21. Device Event Timings

Parameter	Symbol	Conditions	Min.	Max.	Unit
Time from internal power good to device	t sigatt			100	ms
pulling D+ beyond V _{IHZ} (min.) (signaling					
attached)					
Debounce interval provided by USB	t attdb			100	ms
system software after attach					
Inter-packet delay for full-speed	tipd		2		Bit times
Inter-packet delay for device response	trspipd1			6.5	Bit times
w/detachable cable for full-speed					
Time for which a suspended high-speed	t FILTSE0		2.5		μs
capable device must see a continuous					
SE0 before beginning the high-speed					
detection handshake					
Time a high-speed capable device	twtrstfs		2.5	3000	μs
operating in non-suspended full-speed					
must wait after start of SE0 before					
beginning the high-speed detection					
handshake					
Time a high-speed capable device	twtrev		3.0	3.125	ms
operating in high-speed must wait after					
start of SE0 before reverting to full-speed					
Time a device must wait after reverting to	twrssths		100	875	μs
full-speed before sampling the bus state					
for SE0 and beginning the high-speed					
detection handshake					
Minimum duration of a Chirp K from a	tucн		1.0		ms
high-speed capable device within the					
reset protocol					
Time after start of SE0 by which a high-	tuchend			7.0	ms
speed capable device is required to have					
completed its Chirp K within the reset					
protocol					
Time between detection of downstream	twrns			500	μs
chirp and entering high-speed state					
Time after end of upstream chirp at which	twrfs		1.0	2.5	ms
device reverts to fullspeed default state if					
no downstream chirp is detected					




Figure 3-6. Transmit Waveform for Transceiver at U2DP/U2DM

Figure 3-7. Transmitter Measurement Fixtures





Figure 3-8. USB Differential Data Jitter for Full-speed




Differential Data Lines

Diff. Data-toSE0 Skew
N x tperiod + txdeop

Receiver EOP Width: tfeopt
tleopt
Receiver EOP Width: tfeopt

Figure 3-9. USB Differential-to-EOP Transition Skew and EOP Width for Full-speed





tLEOPR

3.8 Power Consumption

3.8.1 Power consumption with on-chip switching regulator

Table 3-22. Power Consumption in SuperSpeed Operation Mode

Symbol	Condition	V50IN	V50IN	Units
Symbol	Condition	(Bus-power setting) (Self-power setting)		Offics
P _{SS_U0Uncnf}	USB Unconfigured state			
	with SATA Slumber	63	63	mA
P _{SS_U0DT}	Data transfer at SuperSpeed			
	with SATA Gen3	126	126	mA
	with SATA Gen2	116	116	mA
	with SATA Gen1	108	108	mA
P _{ss_u3}	USB3.0 U3 state	2.0	5.6	mA

Typical condition: $T_A = 25$ °C, V50IN = 5.0 V

Note 1. On-chip switching regulator is cascaded to on-chip LDO.

Table 3-23. Power Consumption in High-speed Operation Mode

Cumbal	Condition	V50IN	V50IN	Units	
Symbol	Condition	(Bus-power setting)	(Self-power setting)	Offics	
В	USB Unconfigured state				
P _{HS_L0Uncnf}	with SATA Slumber	66	66	mA	
P _{HS_LODT}	Data transfer at High-Speed				
	with SATA Gen1	122	122	mA	
P _{HS_U3}	USB2.0 L2	2.2	5.8	mA	

Typical condition: $T_A = 25$ °C, V50IN = 5.0 V

Note 1. On-chip switching regulator is cascaded to on-chip LDO.

3.8.2 Power consumption without on-chip switching regulator

Table 3-24. Power Consumption in SuperSpeed Operation Mode

Symbol	Condition	Bus-power setting		Self-power setting		Units
Gymbol	Condition	VDD10	V50IN	VDD10	V50IN	Office
P _{SS_U0Uncnf}	USB Unconfigured state					
	with SATA Slumber	140	14	140	14	mA
P _{SS_U0DT}	Data transfer at SuperSpeed					
	with SATA Gen3	270	24	270	24	mA
	with SATA Gen2	245	24	245	24	mA
	with SATA Gen1	228	24	228	24	mA
P _{SS_U3}	USB3.0 U3 state	1.2	0.9	1.7	2.5	mA

Typical condition: $T_A = 25$ °C, VDD10=1.0 V, V50IN = 5.0 V

Note 1. Power consumption of 3.3 V(VDD33, AVDD33, AVDD33IN1, AVDD33IN2) is included in V50IN.

Table 3-25. Power Consumption in High-speed Operation Mode

Symbol	Condition	Bus-power setting		Self-power setting		Units
		VDD10	V50IN	VDD10	V50IN	Office
P	USB Unconfigured state					
HS_L0Uncnf	with SATA Slumber	62	42	62	42	mA
P _{HS_LODT}	Data transfer at High-Speed					
	with SATA Gen1	150	68	150	68	mA
P _{HS_L2}	USB2.0 L2 (Suspend) state	1.2	1.1	1.7	2.6	mA


Typical condition: $T_A = 25$ °C, VDD10 = 1.0 V, V50IN = 5.0 V


Note 1. Power consumption of 3.3 V(VDD33, AVDD33, AVDD33IN1, AVDD33IN2) is included in V50IN.

4. PACKAGE DRAWINGS

• μPD720231AK8-612-BAE-A

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HVQFN48-6x6-0.40	PVQN0048LF-A	T48K8-40A-BAE	0.1





Referance	Dimension in Millimeters			
Symbol	Min	Min Nom		
D	5.90	6.00	6.10	
Е	5.90	6.00	6.10	
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.15	0.20	0.25	
С		0.20		
е		0.40		
Lp	Lp 0.30 0.40		0.50	
- x1			0.07	
x2			0.05	
У	_		0.08	
D2	4.15	4.30	4.45	
E2	4.15	4.30	4.45	

5. RECOMMENDED SOLDERING CONDITIONS

The μ PD720231A should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact a Renesas Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.renesas.com/prod/package/manual/)

• μPD720231AK8-612-BAE-A : 48-pin QFN (6x6)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 260 °C, Reflow time: 60 seconds or less	IR60-107-3
	(220 °C or higher), Maximum allowable number of reflow processes: 3,	
	Exposure limit Note: 7 days (10 to 72 hours pre-backing is required at 125C° afterwards),	
	Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended.	
	<caution></caution>	
	Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.	

Note The Maximum number of days during which the product can be stored at a temperature of 25 °C and a relative humidity of 65 % or less after dry-pack package is opened.

BE/	/ISION	THIC.	$T \cap R \vee$

μ PD720231A Data Sheet

Rev.	Date	Description	
		Page	Summary
0.01	Mar 15, 2013	-	First Edition issued
0.02	Apr 10, 2013	P7 Added GPIO signal state during reset and after reset.	
		P8	Corrected buffer type of GPIO pins.
1.00	Jul 29, 2013	-	Document promoted from Preliminary Data to full Data.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries,
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries. (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2868-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2013 Renesas Electronics Corporation. All rights reserved.