

### **8K ISP FLASH MCU Family**

#### **Analog Peripherals**

#### **-** SAR ADC

- 12-bit resolution ('F206)
- 8-bit resolution ('F220/1/6)
- $\cdot$   $\pm$ 1/4 LSB INL (8-bit) and  $\pm$ 2 LSB INL (12-bit)
- Up to 100 ksps • Up to 32 channel input multiplexer; each port I/O pin can be an ADC input
- **-** Two Comparators
	- 16 programmable hysteresis states
	- Configurable to generate interrupts or reset
	- V<sub>DD</sub> monitor and brown-out detector

#### **On-Chip JTAG Debug**

- **-** On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (No emulator required)
- **-** Provides breakpoints, single-stepping, watchpoints, stack monitor
- **-** Inspect/modify memory and registers
- **-** Superior performance to emulation systems using ICE-chips, target pods, and sockets
- **-** Complete, low cost development kit

#### **High Speed**

- **-** 8051 mC Core
- **-** Pipelined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks
- **-** Up to 25MIPS Throughput with 25MHz Clock
- **-** Expanded Interrupt Handler

#### **Memory**

- **-** 256 bytes internal data RAM
- **-** 1024 bytes XRAM (available on 'F206/226/236)
- **-** 8 kB Flash; In-system programmable in 512 byte sectors

#### **Digital Peripherals**

- **-** Four byte wide Port I/O; All are 5 V tolerant
- **-** Hardware UART and SPI bus
- **-** 3 general purpose 16-bit counter/timers
- **-** Dedicated watch-dog timer
- **-** Bi-directional reset
- **-** System clock: internal programmable oscillator, external crystal, external RC, or external clock

#### **Supply Voltage 2.7 to 3.6 V**

- **-** Typical operating current: 10 mA @ 25 MHz
- **-** Multiple power saving sleep and shutdown modes

#### **(48-Pin TQFP and 32-Pin LQFP Version Available)**

**Temperature Range: –40 to +85 °C**



### **NOTES:**



### **Table of Contents**













### **NOTES:**



### **List of Figures and Tables**









### **List of Registers**









### <span id="page-10-0"></span>**1. System Overview**

The C8051F2xx is a family of fully integrated, mixed-signal System on a Chip MCU's available with a true 12-bit ('F206) multi-channel ADC, 8-bit multi-channel ADC ('F220/1/6 and 'F206), or without an ADC ('F230/1/6). Each model features an 8051-compatible microcontroller core with 8 kB of Flash memory. There are also UART and SPI serial interfaces implemented in hardware (not "bit-banged" in user software). Products in this family feature 22 or 32 general purpose I/O pins, some of which can be used for assigned digital peripheral interface. Any pins may be configured for use as analog input to the analog-todigital converter ('F220/1/6 and 'F206 only). (See the Product Selection Guide in [Table 1.1](#page-10-1) for a quick reference of each MCUs' feature set.)

Other features include an on-board  $V_{DD}$  monitor, WDT, and clock oscillator. On-board Flash memory can be reprogrammed in-circuit, and may also be used for non-volatile data storage. Integrated peripherals can also individually shut down any or all of the peripherals to conserve power. All parts have 256 bytes of SRAM. Also, an additional 1024 bytes of RAM is available in the 'F206/226/236.

On-board JTAG debug support allows non-intrusive (uses no on-chip resources), full speed, in-circuit debug using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional when emulating using JTAG.

Each MCU is specified for 2.7 to 3.6 V operation over the industrial temperature range (–45 to +85 °C) and is available in the 48-pin TFQP and 32-pin LFQP. The Port I/Os are tolerant for input signals up to 5 V.



#### <span id="page-10-1"></span>**Table 1.1. Product Selection Guide**





<span id="page-11-0"></span>**Figure 1.1. C8051F206, C8051F220 and C8051F226 Block Diagram (48 TQFP)**





<span id="page-12-0"></span>**Figure 1.2. C8051F221 Block Diagram (32 LQFP)**





<span id="page-13-0"></span>**Figure 1.3. C8051F230 and C8051F236 Block Diagram (48 TQFP)**





**Figure 1.4. C8051F231 Block Diagram (32 LQFP)**

### <span id="page-14-3"></span><span id="page-14-0"></span>**1.1. CIP-51TM Microcontroller Core**

#### <span id="page-14-1"></span>**1.1.1. Fully 8051 Compatible**

The C8051F206, C8051F220/1/6 and C8051F230/1/6 utilize Silcon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>TM</sup> instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The core contains the peripherals included with a standard 8052, including three 16-bit counter/timers, a full-duplex UART, 256 bytes of internal RAM, an optional 1024 bytes of XRAM, 128 byte Special Function Register (SFR) address space, and four bytewide I/O Ports.

#### <span id="page-14-2"></span>**1.1.2. Improved Throughput**

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The number of instructions versus the system clock cycles to execute them is as follows:





With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. [Figure 1.5](#page-15-1)  shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.



**Figure 1.5. Comparison of Peak MCU Throughputs**

### <span id="page-15-1"></span><span id="page-15-0"></span>**1.1.3. Additional Features**

The C8051F206, C8051F220/1/6 and C8051F230/1/6 have several key enhancements both inside and outside the CIP-51 core to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 22 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. (An interrupt driven system requires less intervention by the MCU, giving it more effective throughput.) The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to six reset sources for the MCU: an on-board  $V_{DD}$  monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, and an external reset pin. The RST pin is bi-directional, accommodating an external reset, or allowing the internally generated reset to be output on the  $\overline{RST}$  pin. The on-board  $V_{DD}$  monitor is enabled by pulling the MONEN pin high (digital 1). The user may disable each reset source except for the  $V_{DD}$  monitor and Reset Input Pin from software. The watchdog timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand-alone clock generator that is used by default as the system clock after reset. If desired, the clock source may be switched "on the fly" to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.





**Figure 1.6. Comparison of Peak MCU Throughputs**

### <span id="page-16-1"></span><span id="page-16-0"></span>**1.2. On-Board Memory**

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. An optional 1024 bytes of XRAM is available on the 'F206, 'F226 and 'F236. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128-byte SFR address space. The lower 128 bytes of RAM are accessible via direct or indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The MCU's program memory consists of 8 k + 128 bytes of Flash. This memory may be reprogrammed insystem in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x1E00 to 0x1FFF are reserved for factory use. There is also a user programmable 128-byte sector at address 0x2000 to 0x207F, which may be useful as a table for storing software constants, nonvolatile configuration information, or as additional program space. See [Figure 1.7](#page-17-1) for the MCU system memory map.





**Figure 1.7. On-Board Memory Map**

### <span id="page-17-1"></span><span id="page-17-0"></span>**1.3. JTAG**

The C8051F2xx have on-chip JTAG and debug logic that provide non-intrusive, full speed, in-circuit debug using the production part installed in the end application using the four-pin JTAG I/F. The C8051F2xxDK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with the C8051F2xx. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG interface module referred to as the EC. It also has a target application board with a C8051F2xx installed and large prototyping area, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows OS (Windows 95 or later) computer with one available RS-232 serial port. As shown in [Figure 1.8](#page-18-1), the PC is connected via RS-232 to the EC. A six-inch ribbon cable connects the EC to the user's application board, picking up the four JTAG pins and  $V_{DD}$  and GND. The EC takes its power from the application board. It requires roughly 20 mA at 2.7–3.6 V. For applications where there is not sufficient power available from the target board, the provided power supply can be connected directly to the EC.

This is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU Emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Silicon Labs' debug environment both increases ease of use, and preserves the performance of the precision analog peripherals.





**Figure 1.8. Degub Environment Diagram**

### <span id="page-18-1"></span><span id="page-18-0"></span>**1.4. Digital/Analog Configurable I/O**

The standard 8051 Ports (0, 1, 2, and 3) are available on the device. The ports behave like standard 8051 ports with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Any input that is configured as an analog input will have its corresponding weak pull-up turned off.

Digital resources (timers, SPI, UART, system clock, and comparators) are routed to corresponding I/O pins by configuring the port multiplexer. Port multiplexers are programmed by setting bits in SFR's (please see Section 14). Any of the 32 external port pins may be configured as either analog inputs or digital I/O (See [Figure 1.9](#page-19-2)), so effectively, all port pins are dual function.





**Figure 1.9. Port I/O Functional Block Diagram**

### <span id="page-19-2"></span><span id="page-19-0"></span>**1.5. Serial Ports**

The C8051F206, C8051F220/1/6 and C8051F230/1/6 include a Full-Duplex UART and SPI Bus. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not have to "share" resources such as timers, interrupts, or Port I/O, so both of the serial buses may be used simultaneously. (You may use Timer1, Timer 2, or SYSCLK to generate baud rates for UART).

### <span id="page-19-1"></span>**1.6. Analog to Digital Converter**

The C8051F220/1/6 has an on-chip 8-bit SAR ADC and the C8051F206 has a 12-bit SAR ADC with a programmable gain amplifier. With a maximum throughput of 100ksps, the ADC offers true 8-bit with an INL of  $\pm$ 1/4 LSB, and or 12-bit accuracy with  $\pm$ 2 LSB. The voltage reference can be the power supply ( $V_{DD}$ ), or an external reference voltage (VREF). Also, the system controller can place the ADC into a power-saving shutdown mode when not in use. A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2.

Conversions can be initiated in two ways; a software command or an overflow on Timer 2. This flexibility allows the start of conversion to be triggered by software events, or convert continuously. A completed conversion causes an interrupt, or a status bit can be polled in software to determine the end of conversion. The resulting 8-bit data word is latched into an SFR upon completion of a conversion.



ADC data is continuously monitored by a programmable window detector, which interrupts the CPU when data is within the user-programmed window. This allows the ADC to monitor key system voltages in background mode, without the use of CPU resources.



**Figure 1.10. ADC Diagram**

#### <span id="page-20-1"></span><span id="page-20-0"></span>**1.7. Comparators**

The MCU's have two on-chip voltage comparators. The inputs of the comparators are available at package pins as illustrated in [Figure 1.11](#page-21-0). Each comparator's hysteresis is software programmable via special function registers (SFR's). Both voltage level and positive/negative going symmetry can be easily programmed by the user. Additionally, comparator interrupts can be implemented on either rising or fallingedge output transitions. Please see [8.'Comparators" on page 52](#page-51-0) for details.





<span id="page-21-0"></span>**Figure 1.11. Comparator Diagram**



### <span id="page-22-0"></span>**2. Absolute Maximum Ratings**

### <span id="page-22-1"></span>**Table 2.1. Absolute Maximum Ratings\***





### <span id="page-23-0"></span>**3. Global DC Electrical Characteristics**

#### <span id="page-23-1"></span>**Table 3.1. Global DC Electrical Characteristics**

–40 to +85 °C unless otherwise specified.



**Notes:**

**1.** Analog Supply AV+ must be greater than 1 V for  $\mathsf{V}_{\mathsf{DD}}$  monitor to operate.

**2.** SYSCLK must be at least 32 kHz to enable debugging.



## <span id="page-24-0"></span>**4. Pinout and Package Definitions**



<span id="page-24-1"></span>



<b>Name</b>	'F206, F220, 226, 230, 236 48-Pin	'F221, 231 <b>32-Pin</b>	<b>Type</b>	<b>Description</b>
P0.3/INT1	37	25	D <sub>I/O</sub> A In	Port0 Bit3. (See the Port I/O Sub-System section for complete description).
P0.4/T0	36	24	D <sub>I/O</sub> A In	Port0 Bit4. (See the Port I/O Sub-System section for complete description).
P0.5/T1	35	23	$D$ I/O A In	Port0 Bit5. (See the Port I/O Sub-System section for complete description).
P0.6/T2	34	22	D <sub>I/O</sub> A In	Port0 Bit6. (See the Port I/O Sub-System section for complete description).
P0.7/T2EX	33	21	D <sub>I/O</sub> A In	Port0 Bit7. (See the Port I/O Sub-System section for complete description).
P1.0/CP0+	4	$\overline{4}$	D <sub>I/O</sub> A In	Port1 Bit0. (See the Port I/O Sub-System section for complete description).
P1.1/CP0-	3	3	$D$ I/O A In	Port1 Bit1. (See the Port I/O Sub-System section for complete description).
P1.2/CP0	$\overline{2}$	$\overline{2}$	D <sub>I/O</sub> A In	Port1 Bit2. (See the Port I/O Sub-System section for complete description).
P1.3/CP1+	$\mathbf{1}$	$\mathbf{1}$	D <sub>I/O</sub> A In	Port1 Bit3. (See the Port I/O Sub-System section for complete description).
P1.4/CP1-	48	32	D <sub>I/O</sub> A In	Port1 Bit4. (See the Port I/O Sub-System section for complete description).
P1.5/CP1	47	31	D <sub>I/O</sub> A In	Port1 Bit5. (See the Port I/O Sub-System section for complete description).
P1.6/SYSCLK	46	30	D <sub>I/O</sub> A In	Port1 Bit6. (See the Port I/O Sub-System section for complete description).
P <sub>1.7</sub>	45	29	D <sub>I/O</sub> A In	Port1 Bit7. (See the Port I/O Sub-System section for complete description).
<b>P2.0/SCK</b>	24	16	D <sub>I/O</sub> A In	Port2 Bit0. (See the Port I/O Sub-System section for complete description).
<b>P2.1/MISO</b>	23	15	D I/O A In	Port2 Bit1. (See the Port I/O Sub-System section for complete description).
P2.2/MOSI	22	14	D I/O A In	Port2 Bit2. (See the Port I/O Sub-System section for complete description).
<b>P2.3/NSS</b>	21	13	D I/O A In	Port2 Bit3. (See the Port I/O Sub-System section for complete description).
P <sub>2.4</sub>	15	11	D I/O A In	Port2 Bit4. (See the Port I/O Sub-System section for complete description).
P <sub>2.5</sub>	16	12	D I/O A In	Port2 Bit5. (See the Port I/O Sub-System section for complete description).
P2.6	17		D I/O A In	Port2 Bit6. (See the Port I/O Sub-System section for complete description).

**Table 4.1. Pin Definitions (Continued)**



<b>Name</b>	'F206. F220, 226, 230, 236	<b>'F221,</b> 231	<b>Type</b>	<b>Description</b>
	48-Pin	$32-Pin$		
P <sub>2.7</sub>	18		D I/O A In	Port2 Bit7. (See the Port I/O Sub-System section for complete description).
P <sub>3.0</sub>	44		D I/O A In	Port3 Bit0. (See the Port I/O Sub-System section for complete description).
P <sub>3.1</sub>	43		D I/O A In	Port3 Bit1. (See the Port I/O Sub-System section for complete description).
P <sub>3.2</sub>	42		D I/O A In	Port3 Bit2. (See the Port I/O Sub-System section for complete description).
P <sub>3.3</sub>	41		D I/O A In	Port3 Bit3. (See the Port I/O Sub-System section for complete description).
P <sub>3.4</sub>	30		D I/O A In	Port3 Bit4. (See the Port I/O Sub-System section for complete description).
P <sub>3.5</sub>	29		D I/O A In	Port3 Bit5. (See the Port I/O Sub-System section for complete description).
P <sub>3.6</sub>	20		D I/O A In	Port3 Bit6. (See the Port I/O Sub-System section for complete description).
P3.7	19		D I/O A In	Port3 Bit7. (See the Port I/O Sub-System section for complete description).

**Table 4.1. Pin Definitions (Continued)**





<span id="page-27-0"></span>**Figure 4.1. TQFP-48 Pin Diagram**





<span id="page-28-0"></span>**Figure 4.2. LQFP-32 Pin Diagram**





<span id="page-29-0"></span>**Figure 4.3. TQFP-48 Package Drawing**





<span id="page-30-0"></span>**Figure 4.4. LQFP-32 Package Drawing**



### <span id="page-31-0"></span>**5. ADC (8-Bit, C8051F220/1/6 Only)**

### **Description**

The ADC subsystem for the C8051F220/1/6 consists of configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see [Figure 5.1](#page-31-2)). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in [Figure 5.1.](#page-31-2) The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, [SFR Definition 5.3\)](#page-35-0) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0.



**Figure 5.1. 8-Bit ADC Functional Block Diagram**

### <span id="page-31-2"></span><span id="page-31-1"></span>**5.1. Analog Multiplexer and PGA**

Any external port pin (ports 0-3) may be selected via software. The AMX0SL SFR is used to select the desired analog input pin. (See [SFR Definition 5.1](#page-33-0)). When the AMUX is enabled, the user selects which port is to be used (bits PRTSL0-1), and then the pin in the selected port (bits PINSL0-2) to be the analog input.

The table in ?? shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPGN2-0 bits in the ADC Configuration register, ADC0CF [\(SFR Definition 5.2\)](#page-34-0). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to a gain of 1 on reset.



#### <span id="page-32-0"></span>**5.2. ADC Modes of Operation**

The ADC has a maximum conversion speed of 100ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1,2,4,8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e., timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "ondemand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.



A. ADC Timing for External Trigger Source

<span id="page-32-1"></span>**Figure 5.2. 12-Bit ADC Track and Conversion Example Timing**



<span id="page-33-0"></span>

#### **SFR Definition 5.1. AMX0SL: AMUX Channel Select**

\* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2–0). For example, after setting the AMXEN to '1', setting PRTSL1–0 to "11", and setting PINSL2–0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.



<span id="page-34-0"></span>

### **SFR Definition 5.2. ADC0CF: ADC Configuration Register**



### <span id="page-35-0"></span>**SFR Definition 5.3. ADC0CN: ADC Control (C8051F220/1/6 and C8051F206)**




<span id="page-36-1"></span>

## **SFR Definition 5.4. ADC0H: ADC Data Word ('F220/1/6 and 'F206)**

### **5.3. ADC Programmable Window Detector**

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH and ADC0LTH).

### **SFR Definition 5.5. ADC0GTH: ADC Greater-Than Data ('F220/1/6 and 'F206)**

<span id="page-36-0"></span>

## **SFR Definition 5.6. ADC0LTH: ADC Less-Than Data Byte ('F220/1/6 and 'F206)**







**Figure 5.3. 8-Bit ADC Window Interrupt Examples**



# **Table 5.1. 8-Bit ADC Electrical Characteristics**

VDD =  $3.0$  V, VREF =  $2.40$  V, PGA Gain =  $1, -40$  to +85 ×C unless otherwise specified.





# **6. ADC (12-Bit, C8051F206 Only)**

### **Description**

The ADC subsystem for the C8051F206 consists of configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see Figure 6.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 6.5) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0.



**Figure 6.1. 12-Bit ADC Functional Block Diagram**

## **6.1. Analog Multiplexer and PGA**

Any external port pin (ports 0-3) may be selected via software. The AMX0SL SFR is used to select the desired analog input pin. (See [SFR Definition 5.1](#page-33-0)). When the AMUX is enabled, the user selects which port is to be used (bits PRTSL0–1), and then the pin in the selected port (bits PINSL0–2) to be the analog input.

The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPGN2–0 bits in the ADC Configuration register, ADC0CF [\(SFR Definition 5.2](#page-34-0)). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to a gain of 1 on reset.



## **6.2. ADC Modes of Operation**

The ADC has a maximum conversion speed of 100 ksps. The ADC conversion clock is derived from the system clock. The ADC conversion clock is derived from a divided version of SYSCLK. Divide ratios of 1, 2, 4, 8, or 16 are supported by setting the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of two ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "ondemand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag in the ADC0CN register. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word register, ADC0H.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of two different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Tracking can be disabled (shutdown) when the entire chip is in low power standby or sleep modes.



#### A. ADC Timing for External Trigger Source

**Figure 6.2. 12-Bit ADC Track and Conversion Example Timing**







\* Selecting a port for analog input does NOT default all pins of that port as analog input. After selecting a port for analog input, a pin must be selected using pin select bits (PINSL2–0). For example, after setting the AMXEN to '1', setting PRTSL1–0 to "11", and setting PINSL2–0 to "100" P3.4 is configured as analog input. All other Port 3 pins remain as GPIO pins. Also note that in order to use a port pin as analog input, its input mode should be set to *analog*. Please see section 14.2.





# **SFR Definition 6.2. ADC0CF: ADC Configuration ('F220/1/6 and 'F206)**



# **SFR Definition 6.3. ADC0CN: ADC Control ('F220/1/6 and 'F206)**





## **SFR Definition 6.4. ADC0H: ADC Data Word MSB (C8051F206)**



# **SFR Definition 6.5. ADC0L: ADC Data Word LSB (C8051F206)**

<span id="page-44-0"></span>



## **6.3. ADC Programmable Window Detector**

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). [Figure 6.3](#page-46-0) and [Figure 6.4](#page-47-0) show example comparisons for reference. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

## **SFR Definition 6.6. ADC0GTH: ADC Greater-Than Data High Byte (C8051F206)**



# **SFR Definition 6.7. ADC0GTL: ADC Greater-Than Data Low Byte (C8051F206)**

<span id="page-45-0"></span>

## **SFR Definition 6.8. ADC0LTH: ADC Less-Than Data High Byte (C8051F206)**

<span id="page-45-1"></span>



# **SFR Definition 6.9. ADC0LTL: ADC Less-Than Data Low Byte (C8051F206)**

<span id="page-46-1"></span>



<span id="page-46-0"></span>**Figure 6.3. 12-Bit ADC Window Interrupt Examples, Right Justified Data**



<b>Input Voltage</b> (AD0 - AGND)	<b>ADC</b> Data Word		<b>Input Voltage</b> (AD0 - AGND)	<b>ADC</b> Data Word	
REF x (4095/4096)	0xFFF0		REF x (4095/4096)	0xFFF0	
		<b>ADWINT</b> not affected			ADWINT=1
	0x2010			0x2010	
REF x (512/4096)	0x2000	ADCOLTH:ADCOLTL	REF x (512/4096)	0x2000	ADC0GTH: ADC0GTL
	0x1FF0			0x1FF0	<b>ADWINT</b>
	0x1010	ADWINT=1		0x1010	not affected
REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL	REF x (256/4096)	0x1000	ADCOLTH: ADCOLTL
	<b>OxOFFO</b>			0x0FF0	
		<b>ADWINT</b> not affected			ADWINT=1
o	0x0000		0	0x0000	
Given:			Given:		
$AMXOSL = 0x00$ , $AMX0CF = 0x00$ , $ADLIST = 1$ , ADCOLTH: ADCOLTL 0x2000, $=$ $ADCOGTH: ADCOGTL = 0x1000.$			$AMXOSL = 0x00$ , $AMX0CF = 0x00$ , $ADLIST = 1$ , ADCOLTH:ADCOLTL 0x1000, $=$ $ADCOGTH: ADCOGTL = 0x2000.$		
An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x2000 and > 0x1000.			An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 or > 0x2000.		

<span id="page-47-0"></span>**Figure 6.4. 12-Bit ADC Window Interrupt Examples, Left Justified Data**



# **Table 6.1. 12-Bit ADC Electrical Characteristics (C8015F206 only)**

 $\rm V_{DD}$  = 3.0 V, VREF = 2.40 V (REFBE=0), PGA Gain = 1, –40 to +85 °C unless otherwise specified.





# **7. Voltage Reference (C8051F206/220/221/226)**

The voltage reference circuit selects between an externally connected reference and the power supply voltage  $(V_{DD})$ . (See [Figure 7.1](#page-49-1)).

An external reference can be connected to the VREF pin and selected by setting the REF0CN special function register per [Figure 7.1.](#page-49-1) The external reference supply must be between  $V_{DD}$  – 0.3 V and 1 V.  $V_{DD}$ may also be selected using REF0CN per [SFR Definition 7.1.](#page-49-0) The electrical specifications for the Voltage Reference are given in [Table 7.1.](#page-50-0)



**Figure 7.1. Voltage Reference Functional Block Diagram**



<span id="page-49-1"></span><span id="page-49-0"></span>



# <span id="page-50-0"></span>**Table 7.1. Reference Electrical Characteristics**

 $V_{DD}$  = 3.0 V, Temperature –40 to +85 ×C





# **8. Comparators**

The MCU has two on-board voltage comparators as shown in [Figure 8.1.](#page-52-0) The inputs of each Comparator are available at the package pins. The output of each comparator is optionally available at port1 by configuring (see Section 14). When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes (see section 14.2).

The hysteresis of each comparator is software-programmable via its respective Comparator Control Register (CPT0CN, CPT1CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive-going and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Port1 MUX) defaults to the logic low state and its interrupt capability is suspended. Comparator inputs can be externally driven from  $-0.25$  V to (V<sub>DD</sub>) + 0.25 V without damage or upset.

The Comparator 0 hysteresis is programmed using bits 3–0 in the Comparator 0 Control Register CPT0CN (shown in [SFR Definition 8.1\)](#page-54-0). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in [Figure 8.2](#page-53-0), settings of 10, 4 or 2 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section 9.4). The CP0FIF flag is set upon a Comparator 0 falling-edge interrupt, and the CP0RIF flag is set upon the Comparator 0 rising-edge interrupt. Once set, these bits remain set until cleared by the user software. The Output State of Comparator 0 can be obtained at any time by reading the CP0OUT bit. Comparator 0 is enabled by setting the CP0EN bit, and is disabled by clearing this bit. Note there is a 20 mS power on time between setting CP0EN and the output stabilizing. Comparator 0 can also be programmed as a reset source. For details, see Section 11. The operation of Comparator 1 is identical to that of Comparator 0, except the Comparator 1 is controlled by the CPT1CN Register ([SFR Definition 8.2\)](#page-55-0). Also, Comparator 1 can not be programmed as a reset source. The complete electrical specifications for the Comparators are given in [Table 8.1](#page-56-0).





<span id="page-52-0"></span>**Figure 8.1. Comparator Functional Block Diagram**





<span id="page-53-0"></span>**Figure 8.2. Comparator Hysteresis Plot**



<span id="page-54-0"></span>

# **SFR Definition 8.1. CPT0CN: Comparator 0 Control**



<span id="page-55-0"></span>

# **SFR Definition 8.2. CPT1CN: Comparator 1 Control**



# <span id="page-56-0"></span>**Table 8.1. Comparator Electrical Characteristics**

 $\rm V_{DD}$  = 3.0 V, –40 to +85 ×C unless otherwise specified.





# **9. CIP-51 Microcontroller**

### **General Description**

The MCU's system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51TM instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The MCU has a superset of all the peripherals included with a standard 8051. Included are three 16-bit counter/timers (see description in Section 17), a full-duplex UART (see description in Section 16), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 9.3), and four byte-wide I/O Ports (see description in Section 14). The CIP-51 also includes on-chip debug hardware (see description in Section 18), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

#### **Features**

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see [Figure 9.1](#page-57-0) for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- Optional 1024 Bytes of XRAM
- 8 kB Flash Program Memory
- Four Byte-Wide I/O Ports
- **Extended Interrupt Handler**
- Reset Input
- Power Management Modes
- On-chip Debug Circuitry
- Program and Data Memory Security



<span id="page-57-0"></span>**Figure 9.1. CIP-51 Block Diagram**



#### **Performance**

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25MHz, it has a peak throughput of 25MIPS. The CIP-51 has a total of 109 instructions. The number of instructions versus the system clock cycles required to execute them is as follows:



#### **Programming and Debugging Support**

A JTAG-based serial interface is provided for in-system programming of the Flash program memory and communication with on-chip debug support logic. The re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support circuitry facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watchpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive and noninvasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Laboratories and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.



### **9.1. Instruction Set**

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51™ instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51™ counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

### **9.1.1. Instruction and CPU Timing**

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. [Table 9.1](#page-59-0) is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

### **9.1.2. MOVX Instruction and Program Memory**

The MOVX instruction is typically used to access external data memory. The CIP-51 does not support external data or program memory. In the CIP-51, the MOVX instruction accesses the on-chip program memory space implemented as re-programmable Flash memory and the 1024 bytes of XRAM (optionally available on 'F226/236 and 'F206). This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section 10 (Flash Memory) and Section 11 (External RAM) for further details.

<span id="page-59-0"></span>

## **Table 9.1. CIP-51 Instruction Set Summary**





# **Table 9.1. CIP-51 Instruction Set Summary (Continued)**











# **Table 9.1. CIP-51 Instruction Set Summary (Continued)**



### **Notes on Registers, Operands and Addressing Modes:**

**Rn -** Register R0–R7 of the currently selected register bank.

**@Ri -** Data RAM location addressed indirectly through register R0–R1

**rel -** 8-bit, signed (two's compliment) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct -** 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00– 0x7F) or an SFR (0x80–0xFF).

**#data -** 8-bit constant

**#data 16 -** 16-bit constant

**bit -** Direct-addressed bit in Data RAM or SFR.

**addr 11 -** 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

**addr 16 -** 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



### **9.2. Memory Organization**

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 8 kB of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in [Figure 9.2](#page-65-0).

### **9.2.1. Program Memory**

The CIP-51 has a 8 kB program memory space. The MCU implements 8320 bytes of this program memory space as in-system, reprogrammable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x207F. Note: 512 bytes (0x1E00 – 0x1FFF) of this memory are reserved for factory use and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for nonvolatile data storage. Refer to Section 10 Flash Memory for further details.

### **9.2.2. Data Memory**

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct bit addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F will access the upper 128 bytes of data memory. [Figure 9.2](#page-65-0) illustrates the data memory organization of the CIP-51.

Additionally, the C8051F206/226/236 feature 1024 Bytes of RAM mapped in the external data memory space. All address locations may be accessed using the MOVX instruction. (Please see Section 11).





**Figure 9.2. Memory Map**

### <span id="page-65-0"></span>**9.2.3. General Purpose Registers**

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in [SFR Definition 9.4](#page-71-0)). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

### **9.2.4. Bit Addressable Locations**

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51™ assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the user Carry flag.



### **9.2.5. Stack**

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCU also has built-in hardware for a stack record. The stack record is a 32-bit shift register, where each Push or increment SP pushes one record bit onto the register, and each Call pushes two record bits onto the register. (A Pop or decrement SP pops one record bit, and a Return pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the emulator software even with the MCU running full-speed debug.



## **9.3. Special Function Registers**

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51™ instruction set. [Table 9.3](#page-68-0) lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bitaddressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in [Table 9.3,](#page-68-0) for a detailed description of each register.



### **Table 9.2. Special Function Register Memory Map**

#### **Notes:**

- **1.** C8051F230/1/6 Do not have these registers.
- **2.** C8051F221/231 Does not have this register (32 pin package).
- **3.** On the C8051F206 and C8051F226/236 only.
- **4.** On the C8051F206 only (12-bit ADC)



# **Table 9.3. Special Function Registers**

## <span id="page-68-0"></span>**SFR's are listed in alphabetical order.**





## **Table 9.3. Special Function Registers (Continued)**

**SFR's are listed in alphabetical order.**



#### **Notes:**

- **1.** C8051F230/1/6 Do not have these registers.
- **2.** C8051F221/231 Does not have this register (32 pin package).
- **3.** On the C8051F206 and C8051F226/236 only.
- **4.** On the C8051F206 only (12-bit ADC)



### **9.3.1. Register Descriptions**

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should be set to logic 0. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

### **SFR Definition 9.1. SP: Stack Pointer**

<span id="page-70-2"></span>

## **SFR Definition 9.2. DPL: Data Pointer Low Byte**

<span id="page-70-1"></span>

### **SFR Definition 9.3. DPH: Data Pointer High Byte**

<span id="page-70-0"></span>



<span id="page-71-0"></span>

# **SFR Definition 9.4. PSW: Program Status Word**


## **SFR Definition 9.5. ACC: Accumulator**



# **SFR Definition 9.6. B: B Register**





# **C8051F2xx**

### **9.4. Interrupt Handler**

The CIP-51 includes an extended interrupt system supporting up to 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE–EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

#### **9.4.1. MCU Interrupt Sources and Vectors**

The MCU allocates 9 interrupt sources to on-chip peripherals. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. The MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in [Table 9.4.](#page-74-1) Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

#### **9.4.2. External Interrupts**

The two external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### **9.4.3. Software Controlled Interrupts**

The C8051F2xx family of devices features four Software Controlled Interrupts controlled by flags located in the Software Controlled Interrupt Flag Register (SWCINT). See [SFR Definition 9.7.](#page-74-0) When a logic '1' is written to a Software-Controlled Interrupt Flag, the CIP-51 will jump to an associated interrupt service vector (see [Table 9.4, "Interrupt Summary," on page 75](#page-74-1)). These interrupt flags must be cleared by software.



<span id="page-74-0"></span>

# **SFR Definition 9.7. SWCINT: Software Controlled Interrupt Register**

<span id="page-74-1"></span>

# **Table 9.4. Interrupt Summary**



<b>Interrupt Source</b>	Interrupt <b>Vector</b>	<b>Priority</b> Order	<b>Interrupt-Pending Flag</b>	Enable
<b>ADC0 End of Conversion</b>	0x007B	15	ADCINT (ADCOCN.5)	EADC0 (EIE2.1)
Software Controlled Interrupt 0	0x0083	16	SCI0 (SWCINT.4)	ESCIO (EIE2.2)
Software Controlled Interrupt 1	0x008B	17	SCI1 (SWCINT.5)	<b>ESCI1 (EIE2.3)</b>
Software Controlled Interrupt 2	0x0093	18	SCI2 (SWCINT.6)	ESCI2 (EIE2.4)
Software Controlled Interrupt 3	0x009B	19	SCI3 (SWCINT.7)	<b>ESCI3 (EIE2.5)</b>
Unused Interrupt Location	0x00A3	20	None	Reserved (EIE2.6)
<b>External Crystal OSC Ready</b>	0x00AB	21	XTLVLD (OSCXCN.7)	EXVLD (EIE2.7)

**Table 9.4. Interrupt Summary (Continued)**

#### **9.4.4. Interrupt Priorities**

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP–EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate.

#### **9.4.5. Interrupt Latency**

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. NOTE: If a Flash write or erase is performed, the MCU is stalled during the operation and interrupts will not be serviced until the operation is complete. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



#### **9.4.6. Interrupt Register Descriptions**

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

# **SFR Definition 9.8. IE: Interrupt Enable**













# **SFR Definition 9.10. EIE1: Extended Interrupt Enable 1**





# **SFR Definition 9.11. EIE2: Extended Interrupt Enable 2**





# **SFR Definition 9.12. EIP1: Extended Interrupt Priority 1**





# **SFR Definition 9.13. EIP2: Extended Interrupt Priority 2**



#### **9.5. Power Management Modes**

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. [SFR Definition 9.14](#page-83-0) describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Turning off the active oscillator saves even more power, but requires a reset to restart the MCU.

#### **9.5.1. Idle Mode**

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or  $\overline{\text{RST}}$  is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU will resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

Note: If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from Idle mode when a future interrupt occurs. Any instructions that set the IDLE bit should be followed by an instruction that has 2 or more op-code bytes, for example:



If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 12.7 Watchdog Timer for more information on the use and configuration of the WDT.

#### **9.5.2. Stop Mode**

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting



down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of  $100\mu$ sec.

<span id="page-83-0"></span>

# **SFR Definition 9.14. PCON: Power Control Register**



# **10. Flash Memory**

This MCU includes 8 k + 128 bytes of on-chip, re-programmable Flash memory for program code and nonvolatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX instruction. Once cleared to 0, a Flash bit must be erased to set it back to 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution. Data polling to determine the end of the write/erase operation is not required. The Flash memory is designed to withstand at least 20,000 write/erase cycles. Refer to [Table 10.1](#page-85-0) for the electrical characteristics of the Flash memory.

#### **10.1. Programming The Flash Memory**

The simplest means of programming the Flash memory is through the JTAG interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program Flash memory, see Section 18.1.

The Flash memory can be programmed by software using the MOVX instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, flash write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. Writing to Flash remains enabled until the PSWE bit is cleared by software.

To ensure the contents of the Flash contents, it is strongly recommended that the on-chip  $V_{DD}$  monitor be enabled (by tieing the MONEN pin 'high') in any application that writes and/or erases Flash memory from software.

Writes to Flash memory can clear bits but cannot set them. Only an erase operation can set bits in Flash. The byte location to be programmed must be erased before a new value can be written. The 8kbyte Flash memory is organized in 512-byte sectors. The erase operation applies to an entire sector (setting all bytes in the sector to 0xFF). Setting the PSEE Program Store Erase Enable bit (PSCTL.1) and PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 and then using the MOVX command to write a data byte to any byte location within the sector will erase an entire 512-byte sector. The data byte written can be of any value because it is not actually written to the Flash. Flash erasure remains enabled until the PSEE bit is cleared by software. The following sequence illustrates the algorithm for programming the Flash memory by software:

- 1. Disable interrupts.
- 2. Enable Flash Memory write/erase in FLSCL Register using FLASCL bits.
- 3. Set PSEE (PSCTL.1) to enable Flash sector erase.
- 4. Set PSWE (PSCTL.0) to enable Flash writes.
- 5. Use MOVX to write a data byte to any location within the 512-byte sector to be erased.
- 6. Clear PSEE to disable Flash sector erase.
- 7. Use MOVX to write a data byte to the desired byte location within the erased 512-byte sector. Repeat until finished. (Any number of bytes can be written from a single byte to and entire sector.)
- 8. Clear the PSWE bit to disable Flash writes.

Write/Erase timing is automatically controlled by hardware based on the prescaler value held in the Flash Memory Timing Prescaler register (FLSCL). The 4-bit prescaler value FLASCL determines the time interval for write/erase operations. The FLASCL value required for a given system clock is shown in [SFR Defi](#page-88-0)[nition 10.2](#page-88-0), along with the formula used to derive the FLASCL values. When FLASCL is set to 1111b, the



write/erase operations are disabled. Note that code execution in the 8051 is stalled while the Flash is being programmed or erased.

## <span id="page-85-0"></span>**Table 10.1. Flash Memory Electrical Characteristics**

 $V_{DD}$  = 2.7 to 3.6 V, –40 to +85 ×C unless otherwise specified.



#### **Non-volatile Data Storage**

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read using the MOVC instruction.

The MCU incorporates an additional 128-byte sector of Flash memory located at 0x2000 – 0x207F. This sector can be used for program code or data storage. However, its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multibyte data set, the data must be moved to temporary storage. Next, the sector is erased, the data set updated and the data set returned to the original sector. The 128-byte sector-size facilitates updating data without wasting program memory space by allowing the use of internal data RAM for temporary storage. (A normal 512-byte sector is too large to be stored in the 256-byte internal data memory.)

#### **10.2. Security Options**

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can modify the Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0x1DFE and 0x1DFF protect the Flash program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 1 kB block of memory. Clearing a bit to logic 0 in a Read lock byte prevents the corresponding block of Flash memory from being read across the JTAG interface. Clearing a bit in the Write/Erase lock byte protects the block from JTAG erasures and/or writes. The Read lock byte is at location 0x1DFF. The Write/Erase lock byte is located at 0x1DFE. [Figure 10.1](#page-86-0) shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock byte cannot be erased by software. Writing to the reserved area should not be performed.





Flash Read Lock Byte

Bits7–0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)

0: Read operations are locked (disabled) for corresponding block across the JTAG interface.

1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

Flash Write/Erase Lock Byte

Bits7–0: Each bit locks a corresponding block of memory.

0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.

1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

#### Flash Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16-bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.

#### **Figure 10.1. Flash Program Memory Security Bytes**

<span id="page-86-0"></span>The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. However, the only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation. NOTE: Erasing the Flash memory block containing the security bytes will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via the JTAG. If a non-security byte in the 0x1C00–0x1DFF page is written to in order to perform an erasure of that page, then that page including the security bytes will be erased.



# **C8051F2xx**

The Flash Access Limit security feature protects proprietary program code and data from being read by software running on the CIP-51. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the valueadded firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the Flash Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.



# **SFR Definition 10.1. PSCTL: Program Store RW Control**



<span id="page-88-0"></span>

# **SFR Definition 10.2. FLSCL: Flash Memory Timing Prescaler**

# **SFR Definition 10.3. FLACL: Flash Access Limit**





# **11. On-Chip XRAM (C8051F206/226/236)**

The C8051F206/226/236 features 1024 Bytes of RAM mapped into the external data memory space. All address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using indirect MOVX addressing mode. If the MOVX instruction is used with an 8-bit operand (such as @R1), then the high byte is the External Memory Interface Control Register (EMI0CN, shown in [SFR Definition 11.1\)](#page-89-0). Addressing using 8 bits will map to one of four 256-byte pages, and these pages are selected by setting the PGSEL bits in the EMI0CN register.

NOTE: The MOVX instruction is also used for write to the Flash memory. Please see section 10 for details. The MOVX instruction will access XRAM by default.

For any of the addressing modes, the upper 6 bits of the 16-bit external data memory address word are "don't cares". As a result, the 1024-byte RAM is mapped modulo style ("wrap around") over the entire 64k of possible address values. For example, the XRAM byte at address 0x0000 is also at address 0x0400, 0x0800, 0x0C00, 0x1000, etc. This feature is useful when doing a linear memory fill, as the address pointer does not have to be reset when reaching the RAM block boundary.

## **SFR Definition 11.1. EMI0CN: External Memory Interface Control**

<span id="page-89-0"></span>



# **12. Reset Sources**

The reset circuitry of the MCU allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the CIP-51 halts program execution, forces the external port pins to a known state and initializes the SFRs to their defined reset values. Interrupts and timers are disabled. On exit, the program counter (PC) is reset, and program execution starts at location 0x0000.

All of the SFRs are reset to predefined values. The reset values of the SFR bits are defined in the SFR detailed descriptions. The contents of internal data memory are not changed during a reset and any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic ones), activating internal weak pull-ups which take the external I/O pins to a high state. The weak pull-ups are enabled during and after the reset. If the source of reset is from the V<sub>DD</sub> Monitor or writing a '1' to the PORSF bit, the  $\overline{\text{RST}}$  pin is driven low until the end of the  $V_{DD}$  reset timeout.

On exit from the reset state, the MCU uses the internal oscillator running at 2MHz as the system clock by default. Refer to Section 13 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval. (Section 12.7 details the use of the Watchdog Timer.) Once the system clock source is stable, program execution begins at location 0x0000.

There are six sources for putting the MCU into the reset state: power-on/power-fail ( $V_{DD}$  monitor), external RST pin, software commanded, Comparator 0, Missing Clock Detector, and Watchdog Timer. Each reset source is described below:



**Figure 12.1. Reset Sources Diagram**



# **C8051F2xx**

# **12.1. Power-on Reset**

The CIP-51 incorporates a power supply monitor that holds the MCU in the reset state until  $V_{DD}$  rises above the VRST level during power-up. (See [Figure 12.2](#page-91-0) for timing diagram, and refer to [Table 12.1](#page-95-0) for the Electrical Characteristics of the power supply monitor circuit.) The RST pin is asserted (low) until the end of the 100msec  $V_{DD}$  Monitor timeout in order to allow the  $V_{DD}$  supply to become stable. On 48-pin packages, the  $V_{DD}$  monitor is enabled by pulling the MONEN pin high and is disabled by pulling the MONEN pin low. The MONEN pin should never be left floating. On 32-pin packages, the  $V_{DD}$  monitor is always enabled and cannot be disabled.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset.

## **12.2. Software Forced Reset**

Writing a 1 to the PORSF bit forces a Power-On Reset as described in Section 12.1.





# <span id="page-91-0"></span>**12.3. Power-fail Reset**

When the  $V_{DD}$  monitor is enabled, the MONEN pin (not on C8051F221/F231 32 pin parts) is "pulled high", and power-down transition or power irregularity causes  $V_{DD}$  to drop below VRST, the power supply monitor will drive the  $\overline{\text{RST}}$  pin low and return the CIP-51 to the reset state (see [Figure 12.2](#page-91-0)). When  $V_{\text{DD}}$  returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if  $V_{DD}$  dropped below the level required for data retention. If the PORSF flag is set, the data may no longer be valid.



#### **12.4. External Reset**

The external RST pin provides a means for external circuitry to force the CIP-51 into a reset state. Asserting an active-low signal on the  $\overline{RST}$  pin will cause the CIP-51 to enter the reset state. Although there is a weak pull-up, it may be desirable to provide an external pull-up and/or decoupling of the  $\overline{\text{RST}}$  pin to avoid erroneous noise-induced resets. The CIP-51 will remain in reset until at least 12 clock cycles after the active-low RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset. The RST pin is 5 V tolerant.

#### **12.5. Missing Clock Detector Reset**

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100msec, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads 0. The state of the  $\overline{RST}$  pin is unaffected by this reset. Setting the MSCLKE bit in the OSCICN register (see [SFR Definition 13.1](#page-97-0)) enables the Missing Clock Detector.

#### **12.6. Comparator 0 Reset**

Comparator 0 can be configured as a reset input by writing a 1 to the C0RSEF flag (RSTSRC.5). Comparator 0 should be enabled using CPT0CN.7 (see [SFR Definition 8.1\)](#page-54-0) prior to writing to C0RSEF to prevent any turn-on chatter on the output from generating an unwanted reset. When configured as a reset, if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the MCU is put into the reset state. After a Comparator 0 Reset, the C0RSEF flag (RSTSRC.5) will read 1 signifying Comparator 0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

#### **12.7. Watchdog Timer Reset**

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. The WDT will force the MCU into the reset state when the watchdog timer overflows. To prevent the reset, the WDT must be restarted by application software before the overflow occurs. If the system experiences a software/hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

The WDT is automatically enabled and started with the default maximum time interval on exit from all resets. If desired, the WDT can be disabled by system software or locked 'on' to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

#### **12.7.1. Watchdog Usage**

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in [SFR Definition 12.1.](#page-93-0)

#### **Enable/Reset WDT**

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.



# **C8051F2xx**

#### **Disable WDT**

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT.

```
CLR EA ; disable all interrupts
MOV WDTCN,#0DEh ; disable watchdog timer
MOV WDTCN,#0ADh ; 
SETB EA ; re-enable interrupts
```
The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

#### **Disable WDT Lockout**

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications alays intending to use the watchdog should write 0xFF to WDTCN in their initialization code.

#### **Setting WDT Interval**

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

*4 3+WDTCN[2:0] x TSYSCLK , (where TSYSCLK is the system clock period).*

For a 2.0 MHz system clock, this provides an interval range of 32msec to 524msec. WDTCN.7 must be written as 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] is 111b after a system reset.

#### **SFR Definition 12.1. WDTCN: Watchdog Timer Control**

<span id="page-93-0"></span>



# **SFR Definition 12.2. RSTSRC: Reset Source**





# <span id="page-95-0"></span>**Table 12.1. VDD Monitor Electrical Characteristics**

–40 to +85 ×C unless otherwise specified.





# **13. Oscillator**

The MCU includes an internal oscillator and an external oscillator drive circuit, either of which can generate the system clock. The MCU boots from the internal oscillator after any reset. This internal oscillator can be enabled/disabled and its frequency can be set using the Internal Oscillator Control Register (OSCICN) as shown in [SFR Definition 13.1](#page-97-0). The internal oscillator's electrical specifications are given in [Table 13.1.](#page-97-1)

Both oscillators are disabled when the RST pin is held low. The MCU can run from the internal oscillator permanently, or it can switch to the external oscillator if desired using CLKSL bit in the OSCICN Register. The external oscillator requires an external resonator, crystal, capacitor, or RC network connected to the XTAL1/XTAL2 pins (see [Figure 13.1](#page-96-0)). The oscillator circuit must be configured for one of these sources in the OSCXCN register. An external CMOS clock can also provide the system clock by driving the XTAL1 pin. The XTAL1 and XTAL2 pins are NOT 5 V tolerant.



<span id="page-96-0"></span>**Figure 13.1. Oscillator Diagram**



<span id="page-97-0"></span>

# **SFR Definition 13.1. OSCICN: Internal Oscillator Control**

# <span id="page-97-1"></span>**Table 13.1. Internal Oscillator Electrical Characteristics**

–40 to +85 ×C unless otherwise specified.







<span id="page-98-0"></span>



## **13.1. External Crystal Example**

If a crystal were used to generate the system clock for the MCU, the circuit would be as shown in [Figure 13.1,](#page-96-0) Option 1. For an ECS-110.5-20-4 crystal, the resonate frequency is 11.0592 MHz, the intrinsic capacitance is 7 pF, and the ESR is 60 W. The compensation capacitors should be 33 pF each, and the PWB parasitic capacitance is estimated to be 2 pF. The appropriate External Oscillator Frequency Control value (XFCN) from the Crystal column in the table in [SFR Definition 13.2](#page-98-0) (OSCXCN Register) should be 111b.

The Crystal Oscillator Valid Flag (XTLVLD in register OSCXCN) is set to logic 1 by hardware when the external oscillator is running and stable. The XTLVLD detection circuit requires a startup time of at least 1ms between enabling the oscillator and checking the XTLVLD flag. Switching to the external oscillator before 1ms can result in unpredictable behavior. The recommend procedure is:

- 1. Enable the external oscillator
- 2. Wait 1 ms
- 3. Poll for XTLVLD '0' ==> '1'
- 4. Switch to the external oscillator

Switching to the external oscillator before the crystal oscillator has stabilized could result in unpredictable behavior.

NOTE: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device, keeping the traces as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

#### **13.2. External RC Example**

If an external RC network were used to generate the system clock for the MCU, the circuit would be as shown in [Figure 13.1,](#page-96-0) Option 2. The capacitor must be no greater than 100 pF, but using a very small capacitor will increase the frequency drift due to the PWB parasitic capacitance. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 kW and C = 50 pF:

f =  $1.23(103)/RC = 1.23(103)/[246 \times 50] = 0.1$  MHz = 100 kHz  $XFCN<sup>3</sup> log2(f/25 kHz)$  $XFCN<sup>3</sup> log2(100 kHz/25 kHz) = log2(4)$  $XFCN<sup>3</sup>$  2, or code 010

# **13.3. External Capacitor Example**

If an external capacitor were used to generate the system clock for the MCU, the circuit would be as shown in [Figure 13.1,](#page-96-0) Option 3. The capacitor must be no greater than 100 pF, but using a very small capacitor will increase the frequency drift due to the PWB parasitic capacitance. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume  $V_{DD} = 3.0$  V and C = 50 pF:

 $f = KF / (C \times V_{DD}) = KF / (50 \times 3)$  $f = KF / 150$ 

If a frequency of roughly 90kHz is desired, select the K Factor from the table in [SFR Definition 13.2](#page-98-0) as KF  $= 13$ :

f = 13 /150 = 0.087 MHz, or 87 kHz

Therefore, the XFCN value to use in this example is 011.



# **14. Port Input/Output**

#### **Description**

The C8051F221/231 have three I/O Ports: Port0, Port1, and Port2. The C8051F206, C8051F220/6 and C8051F230/6 have four I/O Ports: Port0, Port1, Port2, and Port3. A wide array of digital resources can be assigned to these ports by the simple configuration of the port's corresponding multiplexer (MUX). Please see [Figure 8.1.](#page-52-0) Additionally, all external port pins are available as analog input.

## **14.1. Port I/O Initialization**

Port I/O initialization is straightforward. Registers PRT0MX, PRT1MX and PRT2MX must be loaded with the appropriate values to select the digital I/O functions required by the design. The output driver characteristics of the I/O pins are defined using the Port Configuration Registers PRT0CF, PRT1CF, PRT2CF and PRT3CF. Each Port Output driver can be configured as either Open Drain or Push-Pull. This is required even for the digital resources selected in the PRTnMX registers, and is not automatic.

Any or all pins may be configured as digital I/O or as analog input. The default mode is digital I/O. The P0MODE, P1MODE, P2MODE, and P3MODE special function registers are used to configure the port pins as digital or analog as defined in this section.

The final step is initializing the individual resources selected using the appropriate setup registers. Initialization procedures for the various digital resources may be found in the detailed explanation of each available function. The reset state of each register is shown in the figures that describe each individual register.

> NOTE: The input mode of pins configured for use with Timer 0, 1, or 2 must be manually configured.

- 1. The output mode of all ports pins must be configured regardless of whether the port pin is either standard general-purpose I/O or controlled by a digital peripheral.
- 2. For all pins used as Timer inputs (P0.4/T0, P0.5/T1, P0.6/T2, and P0.7/T2EX), the output mode must be "open-drain" (which is the reset state), and "1" must be written to the associated port pin to prevent possible contention for the port pin that could result in an overcurrent condition. For example, to configure a Timer0, set PRT0MX's T0E Timer0 enable bit to '1' to route Timer0 to Port Pin P0.4. Then place P0.4/T0 in open-drain configuration (which is set in PRT0CF by default), and write a '1' to P0.4 to set its output state to high impedance for use as a digital peripheral input (port pins also default to logic high state upon reset). Lastly, ensure P0MODE.4 is '1' for digital input mode. (All pins default to digital input mode upon reset.)



# **C8051F2xx**



**Figure 14.1. Port I/O Functional Block Diagram**









# **SFR Definition 14.1. PRT0MX: Port I/O MUX Register 0**



# **SFR Definition 14.2. PRT1MX: Port I/O MUX Register 1**



# **SFR Definition 14.3. PRT2MX: Port I/O MUX Register 2**





# **14.2. General Purpose Port I/O**

Each I/O port is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the port's input pins are returned regardless of the PRTnMX settings (i.e., even when the pin is assigned to another signal by the MUX, the Port Register can always still read its corresponding Port I/O pin), provided its pin is configured for digital input mode. The exception to this is the execution of the *read-modify-write* instructions. The *read-modifywrite* instructions when operating on a port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



# **SFR Definition 14.4. P0: Port0 Register**

# **SFR Definition 14.5. PRT0CF: Port0 Configuration Register**







# **SFR Definition 14.6. P0MODE: Port0 Digital/Analog Input Mode**

**SFR Definition 14.7. P1: Port1 Register**



# **SFR Definition 14.8. PRT1CF: Port1 Configuration Register**





### **SFR Definition 14.9. P1MODE: Port1 Digital/Analog Input Mode**



## **SFR Definition 14.10. P2: Port2 Register**



# **SFR Definition 14.11. PRT2CF: Port2 Configuration Register**









# **SFR Definition 14.13. P3: Port3 Register\***



# **SFR Definition 14.14. PRT3CF: Port3 Configuration Register\***






## **SFR Definition 14.15. P3MODE: Port3 Digital/Analog Input Mode\***

### **Table 14.1. Port I/O DC Electrical Characteristics**



 $V_{DD}$  = 2.7 to 3.6 V, –40 to +85  $\degree$ C unless otherwise specified.



# **15. Serial Peripheral Interface Bus**

The Serial Peripheral Interface (SPI) provides access to a four-wire, full-duplex, serial bus. SPI supports the connection of multiple slave devices to a master device on the same bus. A separate slave-select signal (NSS) is used to select a slave device and enable a data transfer between the master and the selected slave. Multiple masters on the same bus are also supported. Collision detection is provided when two or more masters attempt a data transfer at the same time. The SPI can operate as either a master or a slave. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency.

When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less that 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of ¼ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.









**Figure 15.2. SPI Block Diagram**

## **15.1. Signal Descriptions**

The four signals used by the SPI (MOSI, MISO, SCK, NSS) are described below.

#### **15.1.1. Master Out, Slave In**

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

#### **15.1.2. Master In, Slave Out**

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first. A SPI slave places the MISO pin in a high-impedance state when the slave is not selected.

#### **15.1.3. Serial Clock**

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines.

#### **15.1.4. Slave Select**

The slave select (NSS) signal is an input used to select the SPI module when in slave mode by a master, or to disable the SPI module when in master mode. When in slave mode, it is pulled low to initiate a data transfer and remains low for the duration of the transfer.



# **C8051F2xx**

# **15.2. Operation**

Only a SPI master device can initiate a data transfer. The SPI is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.1). Writing a byte of data to the SPI data register (SPI0DAT) when in Master Mode starts a data transfer. The SPI master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. The SPI master can be configured to shift in/out from one to eight bits in a transfer operation in order to accommodate slave devices with different word lengths. The SPIFRS bits in the SPI Configuration Register (SPI0CFG.[2:0]) are used to select the number of bits to shift in/out in a transfer operation.

While the SPI master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. The data byte received from the slave replaces the data in the master's data register. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data transfer in both directions is synchronized with the serial clock generated by the master. [Figure 15.3](#page-111-0) illustrates the full-duplex operation of an SPI master and an addressed slave.



**Figure 15.3. Full Duplex Operation**

<span id="page-111-0"></span>The SPI data register is double buffered on reads, but not on a write. If a write to SPI0DAT is attempted during a data transfer, the WCOL flag (SPI0CN.6) will be set to logic 1 and the write is ignored. The current data transfer will continue uninterrupted. A read of the SPI data register by the system controller actually reads the receive buffer. If the receive buffer still holds unread data from a previous transfer when the last bit of the current transfer is shifted into the SPI shift register, a receive overrun occurs and the RXOVRN flag (SPI0CN.4) is set to logic 1. The new data is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte causing the overrun is lost.

When the SPI is enabled and not configured as a master, it will operate as an SPI slave. Another SPI device acting as a master will initiate a transfer by driving the NSS signal low. The master then shifts data out of the shift register on the MOSI pin using the its serial clock. The SPIF flag is set to logic 1 at the end of a data transfer (when the NSS signal goes high). The slave can load its shift register for the next data transfer by writing to the SPI data register. The slave must make the write to the data register at least one SPI serial clock cycle before the master starts the next transmission. Otherwise, the byte of data already in the slave's shift register will be transferred.



Multiple masters may reside on the same bus. A Mode Fault flag (MODF, SPI0CN.5) is set to logic 1 when the SPI is configured as a master (MSTEN = 1) and its slave select signal NSS is pulled low. When the Mode Fault flag is set, the MSTEN and SPIEN bits of the SPI control register are cleared by hardware, thereby placing the SPI module in an "off-line" state. In a multiple-master environment, the system controller should check the state of the SLVSEL flag (SPI0CN.2) to ensure the bus is free before setting the MSTEN bit and initiating a data transfer.

### **15.2. Serial Clock Timing**

As shown in [Figure 15.4,](#page-112-0) four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.7) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.6) selects between an activehigh or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: the SPI should be disabled (by clearing the SPIEN bit, SPI0CN.0) while changing the clock phase and polarity.

The SPI Clock Rate Register (SPI0CKR) as shown in [SFR Definition 15.3](#page-115-0) controls the master mode serial clock frequency. This register is ignored when operating in slave mode.





#### <span id="page-112-0"></span>**15.3. SPI Special Function Registers**

The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI Bus are described in the following section.





# **SFR Definition 15.1. SPI0CFG: SPI Configuration**









<span id="page-115-0"></span>

## **SFR Definition 15.3. SPI0CKR: SPI Clock Rate Register**

## **SFR Definition 15.4. SPI0DAT: SPI Data Register**





# **16. UART**

#### **Description**

The CIP-51 includes a serial port (UART) capable of asynchronous transmission. The UART can function in full duplex mode. In all modes, receive data is buffered in a holding register. This allows the UART to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART has an associated Serial Control Register (SCON) and a Serial Data Buffer (SBUF) in the SFRs. The single SBUF location provides access to both transmit and receive registers. Reads access the Receive register and writes access the Transmit register automatically.

The UART is capable of generating interrupts if enabled. The UART has two sources of interrupts: a Transmit Interrupt flag, TI (SCON.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI (SCON.0) set when reception of a data byte is complete. The UART interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software. This allows software to determine the cause of the UART interrupt (transmit complete or receive complete).



**Figure 16.1. UART Block Diagram**



### **16.1. UART Operational Modes**

The UART provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON register. These four modes offer different baud rates and communication protocols. The four modes are summarized in [Table 16.1](#page-117-2) below. Detailed descriptions follow.

<span id="page-117-2"></span>

<b>Mode</b>	Synchronization	<b>Baud Clock</b>	<b>Data Bits</b>	<b>Start/Stop Bits</b>
	Synchronous	SYSCLK/12		None
	Asynchronous	Timer 1 or Timer 2 Overflow	8	1 Start, 1 Stop
	Asynchronous	SYSCLK/32 or SYSCLK/64	9	1 Start, 1 Stop
ર	Asynchronous	Timer 1 or Timer 2 Overflow	9	1 Start, 1 Stop

**Table 16.1. UART Modes**

#### **16.1.1. Mode 0: Synchronous Mode**

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX pin. The TX pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in [Figure 16.2\)](#page-117-0).

Eight data bits are transmitted/received, LSB first (see the timing diagram in [Figure 16.3\)](#page-117-1). Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the eighth bit time. Data reception begins when the REN Receive Enable bit (SCON.4) is set to logic 1 and the RI Receive Interrupt Flag (SCON.0) is cleared. One cycle after the eighth bit is shifted in, the RI flag is set and reception stops until software clears the RI bit. An interrupt will occur if enabled when either TI or RI are set.

<span id="page-117-0"></span>The Mode 0 baud rate is system clock frequency divided by twelve.

<span id="page-117-1"></span>



#### **16.1.2. Mode 1: 8-Bit UART, Variable Baud Rate**

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit (see the timing diagram in [Figure 16.4\)](#page-118-0). Data are transmitted from the TX pin and received at the RX pin (see the interconnection diagram in [Figure 16.5\)](#page-119-0). On receive, the eight data bits are stored in SBUF and the stop bit goes into RB8 (SCON.2).

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data are stored in SBUF, the stop bit is stored in RB8, and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI is set.



**Figure 16.4. UART Mode 1 Timing Diagram**

<span id="page-118-0"></span>The baud rate generated in Mode 1 is a function of timer overflow. The UART can use Timer 1 operating in 8-bit Counter/Timer with Auto-Reload Mode, or Timer 2 operating in Baud Rate Generator Mode to generate the baud rate (note that the TX and RX clock sources are selected separately). On each timer overflow event (a rollover from all ones (0xFF for Timer 1, 0xFFFF for Timer 2) to zero), a clock is sent to the baud rate logic.

When Timer 1 is selected as a baud rate source, the SMOD bit (PCON.7) selects whether or not to divide the Timer 1 overflow rate by two. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default. The SMOD bit affects the baud rate generated by Timer 1 as follows:

*Mode 1 Baud Rate = (1 / 32) x T1\_OVERFLOWRATE (when the SMOD bit is set to logic 0). Mode 1 Baud Rate = (1 / 16) x T1\_OVERFLOWRATE (when the SMOD bit is set to logic 1).*

When Timer 2 is selected as a baud rate source, the baud rate generated by Timer 2 is as follows:

*Mode 1 Baud Rate = (1 / 16) x T2\_OVERFLOWRATE.*

The Timer 1 overflow rate is determined by the Timer 1 clock source (T1CLK) and reload value (TH1). The frequency of T1CLK can be selected as SYSCLK, SYSCLK/12, or an external clock source. The Timer 1 overflow rate can be calculated as follows:

*T1\_OVERFLOWRATE = T1CLK / (256 - TH1).* 

For example, assume TMOD = 0x20.



If T1M (CKCON.4) is logic 1, then the above equation becomes:

*T1\_OVERFLOWRATE = (SYSCLK) / (256 - TH1).* 

If T1M (CKCON.4) is logic 0, then the above equation becomes:

*T1\_OVERFLOWRATE = (SYSCLK/12) / (256 - TH1).* 

The Timer 2 overflow rate, when in Baud Rate Generator Mode and using an internal clock source, is determined solely by the Timer 2 16-bit reload value (RCAP2H:RCAP2L). The Timer 2 clock source is fixed at SYSCLK/2. The Timer 2 overflow rate can be calculated as follows:

*T2\_OVERFLOWRATE = (SYSCLK/2) / (65536 - [RCAP2H:RCAP2L]).* 

Timer 2 can be selected as the baud rate generator for RX and/or TX by setting RCLK (T2CON.5) and/or TCLK (T2CON.4), respectively. When either RCLK or TCLK is set to logic 1, Timer 2 interrupts are automatically disabled and the timer is forced into Baud Rate Generator Mode with SYSCLK/2 as its clock source. If a different timebase is required, setting the C/T2 bit (T2CON.1) to logic 1 will allow Timer 2 to be clocked from the external input pin T2. See the Timers section for complete timer configuration details.



<span id="page-119-0"></span>**Figure 16.5. UART Modes 1, 2, and 3 Interconnect Diagram**



#### **16.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate**

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in [Figure 16.6\)](#page-120-0). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

#### *Mode 2 Baud Rate = 2SMOD x (SYSCLK / 64).*

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.



#### **Figure 16.6. UART Modes 2 and 3 Timing Diagram**

#### <span id="page-120-0"></span>**16.1.4. Mode 3: 9-Bit UART, Variable Baud Rate**

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



### **16.2. Multiprocessor Communications**

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been received. In the UART's interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their SM2 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



**Figure 16.7. UART Multi-Processor Mode Interconnect Diagram**









# **Table 16.2. Oscillator Frequencies for Standard Baud Rates (Continued)**

# **SFR Definition 16.1. SBUF: Serial (UART) Data Buffer**





# **SFR Definition 16.2. SCON: Serial Port Control**





## **17. Timers**

The CIP-51 implements three, 16-bit counter/timers comparable with those found in the standard 8051 MCU's. These can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers additional capabilities not available in Timers 0 and 1, such as capture and baud rate generation.



When functioning as a timer, the counter/timer registers are incremented on each clock tick. Clock ticks are derived from the system clock divided by either one or twelve as specified by the Timer Clock Select bits (T2M–T0M) in CKCON. The twelve-clocks-per-tick option provides compatibility with the older generation of the 8051 family. Applications that require a faster timer can use the one-clock-per-tick option.

When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (P0.4/T0, P0.5/T1, or P0.6/T2. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is sampled.

### **17.1. Timer 0 and Timer 1**

Timer 0 and Timer 1 are accessed and controlled through SFR's. Each counter/timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control (TCON) register is used to enable Timer 0 and Timer 1 as well as indicate their status. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits M1–M0 in the Counter/Timer Mode (TMOD) register. Each timer can be configured independently. Following is a detailed description of each operating mode.

#### **17.1.1. Mode 0: 13-bit Counter/Timer**

Timer 0 and Timer 1 operate as a 13-bit counter/timer in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSB's of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. Clearing C/T selects the system clock as the input for the timer. When C/T0 is set to logic 1, high-to-low transitions at the selected input pin increment the timer register. (Refer to section 14 for information on selecting and configuring external I/O pins.)

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is 0 or the input signal /INT0 is logic-level one. Setting GATE0 to logic 1 allows the timer to be controlled by the external input signal /INT0, facilitating pulse width measurements.



# **C8051F2xx**



Setting TR0 does not reset the timer register. The timer register should be initialized to the desired value before enabling the timer.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0.



**Figure 17.1. T0 Mode 0 Block Diagram**

#### **17.1.2. Mode 1: 16-bit Counter/Timer**

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



#### **17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload**

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. The TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0. Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0.



**Figure 17.2. T0 Mode 2 Block Diagram**



#### **17.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)**

Timer 0 and Timer 1 behave differently in Mode 3. Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. It can use either the system clock or an external input signal as its time base. The TH0 register is restricted to a timer function sourced by the system clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3, so with Timer 0 in Mode 3, Timer 1 can be turned off and on by switching it into and out of its Mode 3. When Timer 0 is in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used for baud rate generation. Refer to Section 16 (UART) for information on configuring Timer 1 for baud rate generation.



**Figure 17.3. T0 Mode 3 Block Diagram**















# **C8051F2xx**









## **SFR Definition 17.4. TL0: Timer 0 Low Byte**

## **SFR Definition 17.5. TL1: Timer 1 Low Byte**



## **SFR Definition 17.6. TH0: Timer 0 High Byte**



## **SFR Definition 17.7. TH1: Timer 1 High Byte**





### **17.2. Timer 2**

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFR's: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 14 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion (see section 5).

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.





#### **17.2.1. Mode 0: 16-bit Counter/Timer with Capture**

In this mode, Timer 2 operates as a 16-bit counter/timer with capture facility. A high-to-low transition on the T2EX input pin causes the 16-bit value in Timer 2 (TH2, TL2) to be loaded into the capture registers (RCAP2H, RCAP2L).

Timer 2 can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the external T2 input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/T2 bit (T2CON.1) selects the system clock as the input for the timer (divided by one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to logic 1, a high-to-low transition at the T2 input pin increments the counter/timer register. As the 16-bit counter/timer register increments and overflows from 0xFFFF to 0x0000, the TF2 timer overflow flag (T2CON.7) is set and an interrupt will occur if the interrupt is enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RL2 (T2CON.0) and the Timer 2 Run Control bit TR2 (T2CON.2) to logic 1. The Timer 2 External Enable EXEN2 (T2CON.3) must also be set to logic 1 to enable a capture. If EXEN2 is cleared, transitions on T2EX will be ignored.



**Figure 17.4. T2 Mode 0 Block Diagram**



#### **17.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload**

The Counter/Timer with Auto-Reload mode sets the TF2 timer overflow flag when the counter/timer register overflows from 0xFFFF to 0x0000. An interrupt is generated if enabled. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register and the timer is restarted.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RL2 bit. Setting TR2 to logic 1 enables and starts the timer. Timer 2 can use either the system clock or transitions on an external input pin as its clock source, as specified by the C/T2 bit. If EXEN2 is set to logic 1, a high-to-low transition on T2EX will also cause Timer 2 to be reloaded. If EXEN2 is cleared, transitions on T2EX will be ignored.



**Figure 17.5. T2 Mode 1 Block Diagram**



# **C8051F2xx**

#### **17.2.3. Mode 2: Baud Rate Generator**

Timer 2 can be used as a baud rate generator for the serial port (UART) when the UART is operated in modes 1 or 3 (refer to Section 16.1 for more information on UART operational modes). In Baud Rate Generator mode, Timer 2 works similarly to the auto-reload mode. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register. However, the TF2 overflow flag is not set and no interrupt is generated. Instead, the overflow event is used as the input to the UART's shift clock. Timer 2 overflows can be used to generate baud rates for transmit and/or receive independently.

The Baud Rate Generator mode is selected by setting RCLK (T2CON.5) and/or TCLK (T2CON.4) to logic one. When RCLK or TCLK is set to logic 1, Timer 2 operates in the auto-reload mode regardless of the state of the CP/RL2 bit. The baud rate for the UART, when operating in mode 1 or 3, is determined by the Timer 2 overflow rate:

#### *Baud Rate = Timer 2 Overflow Rate / 16.*

Note, in all other modes, the time base for the timer is the system clock divided by one or twelve as selected by the T2M bit in CKCON. However, in Baud Rate Generator mode, the time base is the system clock divided by two. No other divisor selection is possible. If a different time base is required, setting the C/T2 bit to logic 1 will allow the time base to be derived from the external input pin T2. In this case, the baud rate for the UART is calculated as:

#### *Baud Rate = FCLK / [32 x (65536 – [RCAP2H:RCAP2L]) ]*

Where FCLK is the frequency of the signal supplied to T2 and [RCAP2H:RCAP2L] is the 16-bit value held in the capture registers.

As explained above, in Baud Rate Generator mode, Timer 2 does not set the TF2 overflow flag and therefore cannot generate an interrupt. However, if EXEN2 is set to logic 1, a high-to-low transition on the T2EX input pin will set the EXF2 flag and a Timer 2 interrupt will occur if enabled. Therefore, the T2EX input may be used as an additional external interrupt source.

















### **SFR Definition 17.10. RCAP2H: Timer 2 Capture Register High Byte**



## **SFR Definition 17.11. TL2: Timer 2 Low Byte**



## **SFR Definition 17.12. TH2: Timer 2 High Byte**





## **18. JTAG**

#### **Description**

The MCU has an on-chip JTAG interface and logic to support Flash read and write operations and nonintrusive in-circuit debug. The C8051F2xx may be placed in a JTAG test chain in order to maintain only one JTAG interface in a system for boundary scan of other parts, and still utilize the C8051F2xx debug and Flash programming. However, the C8051F2xx does NOT support boundary scan and will act as BYPASS as specified in IEEE 1149.1.

The JTAG interface is implemented via four dedicated pins on the MCU, which are TCK, TMS, TDI, and TDO. These pins are all 5 volt tolerant.

Through the 16-bit JTAG Instruction Register (IR), five instructions shown in [JTAG Register Definition 18.1](#page-138-0) can be commanded. These commands can either select the device ID code, or select registers for Flash programming operations. BYPASS is shown to illustrate its default setting. There are four Data Registers associated with the Flash read and write operations on the MCU.

<span id="page-138-0"></span>

## **JTAG Register Definition 18.1. IR: JTAG Instruction**



### **18.1. Flash Programming Commands**

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:



IndOpCode: These bit set the operation to perform according to the following table:



The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is in progress.

Outgoing data from the indirect Data Register has the following format:



The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a byte-read requires 9 bit shifts (Busy + 8 bits).





## **JTAG Register Definition 18.2. FLASHCON: JTAG Flash Control**

## **JTAG Register Definition 18.3. FLASHADR: JTAG Flash Address**





 $\Gamma$ 

٦

# **C8051F2xx**

## **JTAG Register Definition 18.4. FLASHDAT: JTAG Flash Data**



# **JTAG Register Definition 18.5. FLASHSCL: JTAG Flash Scale**





#### **18.2. Boundary Scan Bypass and ID Code**

The MCU does not support boundary scan (IEEE 1149.1), however, it does support the bypass and ID code functions. Because the MCU utilizes JTAG for Flash memory programming and debug support, and other devices in a system may use JTAG boundary scan, the MCU supports being placed in BYPASS so the user may maintain a single JTAG port for a system. Additionally, the MCU supports an ID code.

#### **18.2.1. BYPASS Instruction**

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

#### **18.2.2. IDCODE Instruction**

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.



## **JTAG Register Definition 18.6. DEVICEID: JTAG Device ID**

## **18.3. Debug Support**

The MCU has on-chip JTAG and debug circuitry that provide non-intrusive, full speed, in-circuit debug using the production part installed in the end application using the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, stack tracing, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain in sync) while emulating. The WDT is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F2xxDK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8061F206, C8051F220/1/6 and C8051F230/1/6. The kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. It has an RS-232 to JTAG interface module referred to as the EC. The kit also includes RS-232 and JTAG cables, and wall-mount power supply.



# **DOCUMENT CHANGE LIST**

## **Revision 1.6 to Revision 1.7**

• Updated [Table 1.1, "Product Selection Guide," on page 11.](#page-10-0)

## **Revision 1.5 to Revision 1.6**

• [Table 3.1 on page 24](#page-23-0) corrected to show 32kHz instead of 32 MHz.


## **Smart. Connected. Energy-Friendly.**



www.silabs.com/products



**Quality** www.silabs.com/quality



**Support & Community** www.silabs.com/community

## **Disclaimer**

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wherever possible. For more **information, visit www.silabs.com/about-us/inclusive-lexicon-project**

## **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

## **www.silabs.com**